| Os motores de busca de Datasheet de Componentes eletrônicos |
|
ADIN2111CCPZ-R7 Folha de dados(PDF) 99 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADIN2111CCPZ-R7 Folha de dados(HTML) 99 Page - Analog Devices |
|
99 / 129 page ![]() Data Sheet ADIN2111 REGISTERS analog.com Rev. A | 99 of 129 Table 173. Bit Descriptions for PMA_PMD_EXT_ABILITY (Continued) Bits Bit Name Description Reset Access [10:0] RESERVED Reserved. 0x0 R BASE-T1 PMA/PMD Extended Ability Register Device Address: 0x01; Register Address: 0x0012, Reset: 0x0004, Name: PMA_PMD_BT1_ABILITY This address corresponds to the BASE-T1 PMA/PMD extended ability register specified in Clause 45.2.1.16 of Standard 802.3. This register is read only and writes have no effect. Table 174. Bit Descriptions for PMA_PMD_BT1_ABILITY Bits Bit Name Description Reset Access [15:4] RESERVED Reserved. 0x0 R 3 B10S_ABILITY 10BASE-T1S Ability. This bit always reads as 0 because the PMA/PMD does not support 10BASE-T1S. 0x0 R 2 B10L_ABILITY 10BASE-T1L Ability. This bit always reads as 1 because the PMA/PMD supports 10BASE-T1L. 0x1 R 1 B1000_ABILITY 1000BASE-T1 Ability. This bit always reads as 0 because the PMA/PMD does not support 1000BASE-T1. 0x0 R 0 B100_ABILITY 100BASE-T1 Ability. This bit always reads as 0 because the PMA/PMD does not support 100BASE-T1. 0x0 R BASE-T1 PMA/PMD Control Register Device Address: 0x01; Register Address: 0x0834, Reset: 0x8002, Name: PMA_PMD_BT1_CONTROL This address corresponds to the BASE-T1 PMA/PMD control register specified in Clause 45.2.1.185 of Standard 802.3. Table 175. Bit Descriptions for PMA_PMD_BT1_CONTROL Bits Bit Name Description Reset Access 15 RESERVED Reserved. 0x1 R 14 CFG_MST Master and Slave Configuration. CFG_MST is used only when autonegotiation is disabled. Otherwise, this value is determined by the autonegotiation process itself. When this bit is set as 1, the device is configured as a master. Otherwise, the device is configured as a slave. 0x1 (PORT1), 0x0 (PORT2) R/W [13:4] RESERVED Reserved. 0x0 R [3:0] BT1_TYPE_SEL BASE-T1 Type Selection. See IEEE Standard 802.3 for the following control register bit definitions (where X means don't care): 0x2 R/W 1XXX: Reserved. 01XX: Reserved. 0011: 10BASE-T1S. 0010: 10BASE-T1L. 0001: 1000BASE-T1. 0000: 100BASE-T1. BT1_TYPE_SEL is used only when autonegotiation is disabled and forced link configuration mode is enabled. If autonegotiation is enabled, the PHY type is determined by the autonegotiation process itself. Note that for ADIN2111, the only valid value is for 10BASE-T1L. 0010: 10BASE-T1L. 10BASE-T1L PMA Control Register Device Address: 0x01; Register Address: 0x08F6, Reset: 0x0000, Name: B10L_PMA_CNTRL This address corresponds to the 10BASE-T1L PMA control register specified in Clause 45.2.1.186a of Standard 802.3cg |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |