| Os motores de busca de Datasheet de Componentes eletrônicos |
|
ADIN2111CCPZ-R7 Folha de dados(PDF) 81 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADIN2111CCPZ-R7 Folha de dados(HTML) 81 Page - Analog Devices |
|
81 / 129 page ![]() Data Sheet ADIN2111 REGISTERS analog.com Rev. A | 81 of 129 Table 120. Bit Descriptions for P1_HI_RFC (Continued) Bits Bit Name Description Reset Access [8:0] P1_HI_RFC Receive Frame Count for the High Priority FIFO. The number of frames in the Rx FIFO. Provided for debug purposes. In store and forward mode, the host software only needs to know that there is at least one frame available. See P1_RX_RDY. 0x0 R P1 Low Priority Rx FIFO Valid Half Words Register Address: 0xBA, Reset: 0x00000000, Name: P1_LO_RXSIZE Number of valid half words (16 bits) in the low priority Rx FIFO. Table 121. Bit Descriptions for P1_LO_RXSIZE Bits Bit Name Description Reset Access [31:14] RESERVED Reserved. 0x0 R [13:0] P1_LO_RXSIZE Data in the Rx FIFO. Number of half words (16 Bits). 0x0 R P1 High Priority Rx FIFO Valid Half Words Register Address: 0xBB, Reset: 0x00000000, Name: P1_HI_RXSIZE Number of valid half words (16 bits) in the high priority Rx FIFO. Table 122. Bit Descriptions for P1_HI_RXSIZE Bits Bit Name Description Reset Access [31:14] RESERVED Reserved. 0x0 R [13:0] P1_HI_RXSIZE Data in the Rx FIFO. Number of half words (16 Bits). 0x0 R P1 to P2 Tx Size Register Address: 0xBC, Reset: 0x00000000, Name: P1TOP2_TXSIZE Number of valid half words (16 Bits) in Port 1 Tx FIFO to be transmitted to Port 2. Table 123. Bit Descriptions for P1TOP2_TXSIZE Bits Bit Name Description Reset Access [31:14] RESERVED Reserved. 0x0 R [13:0] P1TOP2_TXSIZE Data in Port 1 Tx FIFO. Number of 16-bit words to transmit to Port 1. 0x0 R P2 MAC Rx Frame Size Register Address: 0xC0, Reset: 0x00000000, Name: P2_RX_FSIZE Table 124. Bit Descriptions for P2_RX_FSIZE Bits Bit Name Description Reset Access [31:11] RESERVED Reserved. 0x0 R [10:0] P2_RX_FRM_SIZE Receive Frame Size. The size of the frame at the head of the Rx FIFO in bytes. The size includes the appended header. This register must be read before starting a frame transfer from a receive FIFO via P2_RX. Only used with the generic SPI protocol. 0x0 R |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |