MAXQ3183-RAN+ datasheet(14/102 Pages) MAXIM

14 / 102 page

Low-Power, Multifunction, Polyphase AFE

with Harmonics and Tamper Detect

______________________________________________________________________________________

Pin Description

NAME

FUNCTION

POWER PINS

17, 22

DVDD

Digital Supply Voltage

AVDD

Analog Supply Voltage

DGND

Digital Ground

AGND

Analog Ground

VCOMM

Voltage Bias. This pin can be used to create an input common-mode DC offset for ADC channel

conversions.

VREF

Voltage Reference. Reference voltage for the ADC. An external reference voltage can be connected to

this pin when extremely high accuracy is required.

VOLTAGE AND CURRENT PINS

26, 3, 4

V0P, I0P,

I0N

Phase A Voltage and Current Analog Inputs

27, 5, 6

V1P, I1P,

I1N

Phase B Voltage and Current Analog Inputs

28, 7, 8

V2P, I2P,

I2N

Phase C Voltage and Current Analog Inputs

Analog Input for Common Voltage

INP

Analog Input for Neutral Current

CLOCK PINS

XTAL2

XTAL1

High-Frequency Crystal Input/Output. When using an external high-frequency crystal, the crystal

oscillator circuit should be connected between XTAL1 and XTAL2. When using an externally driven

clock (EXTCLK = 1), the clock should be input at XTAL1, with XTAL2 left unconnected.

IRQ

Interrupt Request Output. This line is driven low by the device to indicate to the master that an

unmasked interrupt has occurred.

SSEL

Slave Select Input. This line is the active-low slave select input for the SPI interface.

SCLK

Slave Clock Input. This line is the clock input for the SPI interface.

MOSI

Master Out-Slave In Input. This line is used by the master to transmit data to the slave (the

MAXQ3183) over the SPI interface.

MISO

Master In-Slave Out Output. This line is used by the MAXQ3183 (the slave) to transmit data back to

the master over the SPI interface.

CFP

Pulse Output 1. Configurable to represent energy or RMS voltage or current.

CFQ

Pulse Output 2. Configurable to represent energy or RMS voltage or current.

RESET

Active-Low Reset Input/Output. An external master can reset the MAXQ3183 by driving this pin low.

This pin includes a weak pullup resistor to allow for a combination of wired-OR external reset

sources. An RC circuit is not required for power-up, as this function is provided internally. This pin

also acts as a reset output when the source of the reset is internal to the device (power-fail, watchdog

reset, etc.). In this case, the RESET pin is held low by the device until it exits the reset state, then the

RESET pin is released.

MAXQ3183-RAN+ Folha de dados(PDF) 14 Page - Maxim Integrated Products

MAXQ3183-RAN+ Folha de dados(HTML) 14 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Folha de dados Download

Ligação URL