| Os motores de busca de Datasheet de Componentes eletrônicos |
|
MAXQ3183-RAN+ Folha de dados(PDF) 84 Page - Maxim Integrated Products |
|
|
|||||||||||||||||||||||||||||
MAXQ3183-RAN+ Folha de dados(HTML) 84 Page - Maxim Integrated Products |
|
84 / 102 page ![]() Low-Power, Multifunction, Polyphase AFE with Harmonics and Tamper Detect 84 ______________________________________________________________________________________ Hardware Mirror Registers ADC Configuration (R_ACFG) (0x04C) This register is a mirror of a CPU register in the MAXQ3183. This register should not be modified by supervisory code. ADC Conversion Rate (R_ADCRATE) (0x04E) This register specifies the number of system clock cycles between consecutive ADC conversions. It defaults to 0x167 (359 decimal), which specifies 360 CPU clock cycles between conversions. This register is a mirror of a CPU register in the MAXQ3183. Bit: 7 6 5 4 3 2 1 0 Name: ADCASD ADCRY ADCCD ADCBY ADCIE ARBE ADCE Reset: 0 0 0x0 0 1 1 1 BIT NAME FUNCTION 7 ADCASD Disable ADC Automatic Shutdown. Normally, the ADC analog section is powered off following a conversion to conserve power. If this bit is set, the ADC leaves the analog section powered on following a conversion. 6 ADCRY ADC Data Ready. When a conversion is complete, this bit is set to indicate that data is available. This bit generates an interrupt if ADCIE is set. 5:4 ADCCD ADC Clock Divider. Sets the division ratio between the CPU master and ADC clock. 00 = divide by 1 01 = divide by 2 10 = divide by 4 11 = reserved 3 ADCBY ADC Busy. When set, a single ADC conversion cycle is in progress. The bit is cleared on the conclusion of the conversion cycle. 2 ADCIE ADC Interrupt Enable. If set, the ADC interrupts the CPU at the completion of a conversion cycle. 1 ARBE Reference Buffer Enable. If set, the reference buffer is enabled to drive the REFO pin. 0 ADCE ADC Enable. If set, the ADC hardware is activated. Bit: 15 14 13 12 11 10 9 8 Name: ADC Conversion Rate High Byte Reset: — — — — — — — 1 Bit: 7 6 5 4 3 2 1 0 Name: ADC Conversion Rate Low Byte Reset: 0x67 |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |