| Os motores de busca de Datasheet de Componentes eletrônicos |
|
MAXQ3183-RAN+ Folha de dados(PDF) 85 Page - Maxim Integrated Products |
|
|
|||||||||||||||||||||||||||||
MAXQ3183-RAN+ Folha de dados(HTML) 85 Page - Maxim Integrated Products |
|
85 / 102 page ![]() Low-Power, Multifunction, Polyphase AFE with Harmonics and Tamper Detect ______________________________________________________________________________________ 85 ADC Settling Time (R_ADCACQ) (0x050) This register is a mirror of a CPU register in the MAXQ3183. This register should not be modified by supervisory code. This register specifies the time, in CPU clocks, that the ADC must wait after switching analog mux inputs before beginning its conversion. This register defaults to 0x2F (47 decimal), which specifies a 48 CPU clock-cycle delay from analog mux switching to the start of conversion. SPI Configuration (R_SPICF) (0x052) This register is a mirror of a CPU register in the MAXQ3183. This register configures the SPI port of the MAXQ3183. Bit: 15 14 13 12 11 10 9 8 Name: ADC Settling Time High Byte Reset: — — — — — — — — Bit: 7 6 5 4 3 2 1 0 Name: ADC Settling Time Low Byte Reset: — 0x2F Bit: 7 6 5 4 3 2 1 0 Name: ESPII SAS — — — CHR CKPHA CKPOL Reset: 1 0 0 0 0 0 0 0 BIT NAME FUNCTION 7 ESPII Enable SPI Interrupt. If set, arrival of a character on the SPI bus causes a CPU interrupt. 6 SAS SPI Slave Select Polarity. If clear, SSEL is assumed to be active low; if set, SSEL is assumed to be active high. 5:3 — Reserved. 2 CHR SPI Character Length. If clear, characters on the SPI bus are assumed to be 8 bits; if set, characters on the SPI bus are assumed to be 16 bits. 1 CKPHA SPI Clock Phase. If clear, data is sampled on the leading edge of the clock (low-to-high if the clock is active high, and high-to-low if the clock is active low). If set, data is sampled on the trailing edge of the clock (high-to-low if the clock is active high, and low-to-high if the clock is active low). 0 CKPOL SPI Clock Polarity. If clear, the clock is assumed to be active high; if set, the clock is assumed to be active low. |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |