| Os motores de busca de Datasheet de Componentes eletrônicos |
|
PC87307 Folha de dados(PDF) 36 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87307 Folha de dados(HTML) 36 Page - National Semiconductor (TI) |
|
36 / 218 page ![]() 36 Configuration www.national.com FIGURE 2-5. Programmable Chip Select Configuration Index Register Bitmap 2.4.6 Programmable Chip Select Configuration Data Register, Index 24h This read/write register contains the data in the Program- mable Chip Select Configuration register (see Section 2.10) indicated by the Programmable Chip Select Configuration Index register at index 23h. FIGURE 2-6. Programmable Chip Select Configuration Data Register Bitmap 2.4.7 SRID Register (In PC97307 only) This read-only register contains the identity number of the chip revision. SRID is incremented on each tapeout. FIGURE 2-7. SRID Register Bitmap Index of a Programmable Read Only 76543210 Reset Required 0 0 0 0 0 0 0 0 0 0 0 0 Programmable Chip Select Index 23h Configuration Index Chip Select Configuration Register Register, Data in a Programmable 76543210 Reset Required 0 0 0 0 0 0 0 0 Programmable Chip Select Index 24h Configuration Data Chip Select Configuration Register Register, 76543210 Reset Required x x x x x x x x SRID Register, Index 27h (In PC97307 only) Chip Revision ID 2.5 KBC CONFIGURATION REGISTER (LOGICAL DEVICE 0) 2.5.1 SuperI/O KBC Configuration Register, Index F0h This read/write register is reset by hardware to 40h. FIGURE 2-8. SuperI/O KBC Configuration Register Bitmap Bits 5-0 - Reserved Reserved. Bits 7,6 - KBC Clock Source Bit 6 is the LSB. The clock source can be changed only when the KBC is inactive (disabled). 00 - 8 MHz 01 - 12 MHz 10 - 16 MHz. Undefined results when these bits are 10 and the clock source for the chip is 24 MHz on X1. 11 - Reserved. 2.6 FDC CONFIGURATION REGISTERS (LOGICAL DEVICE 3) 2.6.1 SuperI/O FDC Configuration Register, Index F0h This read/write register is reset by hardware to 20h. FIGURE 2-9. SuperI/O FDC Configuration Register Bit- map Reserved KBC Clock Source 76543210 Reset Required 0 0 0 0 0 0 1 0 SuperI/O KBC Index F0h Configuration Register, TRI-STATE Control Four Drive Control 76543210 Reset Required 0 0 0 0 0 1 0 0 Super I/O FDC Index F0h Configuration Reserved Register, DENSEL Polarity Control TDR Register Mode |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |