Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

ADP1052ACPZ-R7 Folha de dados(PDF) 21 Page - Analog Devices

Nome de Peças ADP1052ACPZ-R7
Descrição Electrónicos  Digital Controller for Isolated Power Supply with PMBus Interface
PDF  113 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  AD [Analog Devices]
Página de início  http://www.analog.com
Logo AD - Analog Devices

ADP1052ACPZ-R7 Folha de dados(HTML) 21 Page - Analog Devices

Back Button ADP1052ACPZ-R7 Datasheet HTML 17Page - Analog Devices ADP1052ACPZ-R7 Datasheet HTML 18Page - Analog Devices ADP1052ACPZ-R7 Datasheet HTML 19Page - Analog Devices ADP1052ACPZ-R7 Datasheet HTML 20Page - Analog Devices ADP1052ACPZ-R7 Datasheet HTML 21Page - Analog Devices ADP1052ACPZ-R7 Datasheet HTML 22Page - Analog Devices ADP1052ACPZ-R7 Datasheet HTML 23Page - Analog Devices ADP1052ACPZ-R7 Datasheet HTML 24Page - Analog Devices ADP1052ACPZ-R7 Datasheet HTML 25Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 113 page
background image
Data Sheet
ADP1052
Rev. B | Page 21 of 113
ADP1052
LOAD
DIGITAL
COMPENSATOR
VS+
VS–
R1
R2
VOLTAGE SENSE
REGISTERS
HIGH SPEED
ADC
VOUT_UV_FAULT FLAG
VOUT_UV_FAULT_LIMIT
ACCURATE
ADC
Figure 20. Voltage Sense Configuration
Voltage Sense ADCs
Two varieties of sigma-delta (Σ-Δ) ADCs are used in the
ADP1052 feedback loop, as follows:
Low frequency ADC, running at 1.56 MHz
High frequency ADC, running at 25 MHz
The Σ-Δ ADCs have a resolution of one bit and operate
differently from traditional flash ADCs. The equivalent
resolution that can be obtained depends on the length of time
the output bit stream of the Σ-Δ ADC is filtered.
The Σ-Δ ADCs also differ from Nyquist rate ADCs in that the
quantization noise is not uniform across the frequency spectrum.
At lower frequencies, the noise decreases. At higher frequencies,
the noise increases (see Figure 21).
FREQUENCY
NYQUIST ADC
NOISE
Σ-∆ ADC
NOISE
Figure 21. ADC Noise Performance
The low frequency ADC runs at approximately 1.56 MHz. For
a specified bandwidth, the equivalent resolution is calculated as
ln(1.56 MHz/BW)/ln(2) = N bits
For example, at a bandwidth of 95 Hz, the equivalent
resolution/noise is
ln(1.56 MHz/95 Hz)/ln(2) = 14 bits
At a bandwidth of 1.5 kHz, the equivalent resolution/noise is
ln(1.56 MHz/1.5 kHz)/ln(2) = 10 bits
The high frequency ADC has a 25 MHz clock. It is comb filtered
and outputs at the switching frequency into the digital compen-
sator. See Table 5 for the equivalent resolution at selected
sampling frequencies.
Table 5. Equivalent Resolutions for High Frequency ADC
at Selected Switching Frequencies
fSW (kHz)
High Frequency ADC Resolution (Bits)
49 to 87
9
97.5 to 184
8
195.5 to 379
7
390.5 to 625
6
The high frequency ADC has a range of ±25 mV. Using a base
switching frequency of 97.5 kHz at an 8-bit high frequency
ADC resolution, the quantization noise is 0.195 mV.
1 LSB = 2 × 25 mV/28 = 0.195 mV
When the switching frequency increases to 195.5 kHz at a 7-bit
high frequency ADC resolution, the quantization noise is 0.391 mV
(1 LSB = 2 × 25 mV/27 = 0.391 mV). Increasing the switching fre-
quency to 390.5 kHz increases the quantization noise to 0.781 mV,
as follows:
1 LSB = 2 × 25 mV/26 = 0.781 mV
Output Voltage Adjustment Commands
In the ADP1052, the voltage data for commanding or reading
the output voltage or related parameters is in linear data format.
The linear format exponent is fixed at −10 decimal (see the
VOUT_MODE command, Register 0x20, in Table 22).
The following three basic commands are used for setting the
output voltage:
VOUT_COMMAND command (Register 0x21, Table 23)
VOUT_MARGIN_HIGH command (Register 0x25, Table 27)
VOUT_MARGIN_LOW command (Register 0x26, Table 28)
One of these three values is selected by the OPERATION
command (Register 0x01, Table 14).
The VOUT_MAX command (Register 0x24, Table 26) sets an
upper limit on the output voltage that the ADP1052 can
command, regardless of any other commands or combinations.
During output voltage adjustment, use the VOUT_TRANSITION_
RATE command (Register 0x27, Table 29) to set the rate (in mV/μs)
at which the VS± pins change voltage.
DIGITAL COMPENSATOR
Use the internal programmable digital compensator to change the
control loop of the power supply. A Type III digital compensator
architecture is implemented in this device. This Type III
compensator is reconstructed by a low frequency filter with
input from the low frequency ADC and a high frequency filter
with input from the high frequency ADC.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com