ADP1052ACPZ-R7 datasheet(10/113 Pages) AD

10 / 113 page

ADP1052

Data Sheet

Rev. B | Page 10 of 113

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

CS1

CS2+

CS2–

VS+

VS–

SYNI/FLGI

SCL

SDA

CTRL

PG/ALT

VCORE

NOTES

1. FOR INCREASED RELIABILITY OF THE SOLDER

JOINTS AND MAXIMUM THERMAL CAPABILITY,

IT IS RECOMMENDED THAT THE EXPOSED PAD

BE SOLDERED TO THE PCB AGND PLANE.

ADP1052

TOP VIEW

Figure 3. Pin Configuration

Table 4. Pin Function Descriptions

Pin No.

Mnemonic

Description

VS−

Inverting Voltage Sense Input. This pin is the connection for the ground line of the power rail. Provide a low

ohmic connection to AGND. To allow for trimming, it is recommended that the resistor divider on this input have

a tolerance specification of ≤0.5%.

VS+

Noninverting Voltage Sense Input. This pin signal is referred to VS−. To allow for trimming, it is recommended

that the resistor divider on this input have a tolerance specification of ≤0.5%.

CS2−

Inverting Differential Current Sense Input. For best operation, use a nominal voltage of 1.12 V with this pin. When

using low-side current sensing, place a 4.99 kΩ level shifting resistor between the sense resistor and this pin.

When using high-side current sensing in a 12 V application, place a 5.62 kΩ resistor between the sense resistor

and this pin. When using high-side current sensing, apply the formula R = (VOUT − 1.12 V)/1.915 mA. A 0.1%

resistor must be used to connect this circuit. If this pin is not used, connect it to AGND and set the CS2 current

sense to high-side current sense mode (Register 0xFE19[7] = 1 binary).

CS2+

Noninverting Differential Current Sense Input. For best operation, use a nominal voltage of 1.12 V with this pin.

When using low-side current sensing, place a 4.99 kΩ level shifting resistor between the sense resistor and this

pin. When using high-side current sensing in a 12 V application, place a 5.62 kΩ resistor between the sense

resistor and this pin. When using high-side current sensing, apply the formula R = (VOUT − 1.12 V)/1.915 mA.

A 0.1% resistor must be used to connect this circuit. If this pin is not used, connect it to AGND and set the CS2

current sense to high-side current sense mode (Register 0xFE19[7] = 1 binary).

Feedforward/Voltage Sense/UVLO Protection. Three optional functions can be implemented with this pin:

feedforward, primary side input voltage sensing, and input voltage UVLO protection. This pin is connected

upstream of the output inductor through a resistor divider network. The nominal voltage at this pin should be

1 V. This signal is referred to AGND.

CS1

Primary Side Current Sense Input. This pin is connected to the primary side current sensing ADC and to the cycle-

by-cycle current-limit comparator. This signal is referred to AGND. The resistors on this input must have a

tolerance specification of ≤0.5% to allow for trimming. When not in use, connect this pin to AGND.

SR1

PWM Logic Output Drive. This signal is referred to AGND. When not in use, disable this pin.

SR2

PWM Logic Output Drive. This signal is referred to AGND. When not in use, disable this pin.

OUTA

PWM Logic Output Drive. This signal is referred to AGND. When not in use, disable this pin.

OUTB

PWM Logic Output Drive. This signal is referred to AGND. When not in use, disable this pin.

OUTC

PWM Logic Output Drive. This signal is referred to AGND. This pin can also be programmed as a synchronization

signal output (SYNO). When not in use, disable this pin.

OUTD

PWM Logic Output Drive. This signal is referred to AGND. This pin can also be programmed as a synchronization

signal output (SYNO). When not in use, disable this pin.

SYNI/FLGI

Synchronization Signal Input/External Signal Input to Generate a Flag Condition. When not in use, connect this

pin to AGND.

SCL

I2C/PMBus Serial Clock Input and Output (Open-Drain). This signal is referred to AGND.

SDA

I2C/PMBus Serial Data Input and Output (Open-Drain). This signal is referred to AGND.

CTRL

PMBus Control Signal. It is recommended that a 1 nF capacitor be connected from the CTRL pin to AGND for

noise debounce and decoupling. This signal is referred to AGND.

ADP1052ACPZ-R7 Folha de dados(PDF) 10 Page - Analog Devices

ADP1052ACPZ-R7 Folha de dados(HTML) 10 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Folha de dados Download

Ligação URL