ADIN2111CCPZ-R7 datasheet(91/125 Pages) AD

91 / 125 page

Data Sheet

ADIN2111

REGISTERS

analog.com

Rev. 0 | 91 of 125

Table 162. ADIN2111 Register Summary

Device Address

Name

Description

Reset

Access

0x1F

0x8021

FG_CNTRL_RSTRT

Frame Generator Control/Restart

0x0001

R/W

0x1F

0x8022

FG_CONT_MODE_EN

Frame Generator Continuous

Mode Enable Register.

0x0000

R/W

0x1F

0x8023

FG_IRQ_EN

Frame Generator Interrupt Enable

0x0000

R/W

0x1F

0x8025

FG_FRM_LEN

Frame Generator Frame Length

0x006B

R/W

0x1F

0x8026

FG_IFG_LEN

Frame Generator Interframe Gap

Length Register.

0x000C

R/W

0x1F

0x8027

FG_NFRM_H

Frame Generator Number of

Frames High Register.

0x0000

R/W

0x1F

0x8028

FG_NFRM_L

Frame Generator Number of

Frames Low Register.

0x0100

R/W

0x1F

0x8029

FG_DONE

Frame Generator Done Register.

0x0000

0x1F

0x8055

MAC_IF_LOOPBACK

MAC Interface Loopbacks Configu-

ration Register.

0x000A

R/W

0x1F

0x805A

MAC_IF_SOP_CNTRL

MAC Start of Packet (SOP) Gener-

ation Control Register.

0x001B

R/W

PMA/PMD Control 1 Register

Device Address: 0x01; Register Address: 0x0000, Reset: 0x0000, Name: PMA_PMD_CNTRL1

This address corresponds to the PMA/PMD Control Register 1 specified in Clause 45.2.1.1 of Standard 802.3. Note that the reset value of this

Table 163. Bit Descriptions for PMA_PMD_CNTRL1

Bits

Bit Name

Description

Reset

Access

PMA_SFT_RST

PMA Software Reset. The PMA software reset bit allows the chip to be reset. When this bit is set, the

chip fully initializes, almost equivalent to a hardware reset. This bit is self clearing and returns a value

of 1 when a reset is in progress. Otherwise, it returns a value of 0.

0x0

R/W SC

[14:12]

RESERVED

Reserved.

0x0

PMA_SFT_PD

PMA Software Power-Down. The PMA software power-down bit puts the chip in a lower power mode.

In this mode, most of the circuitry is switched off. However, MDIO access to all registers is still

possible. The default value for this bit is configurable via the Px_SWPD_EN pin, which allows the chip

to be held in power-down mode until an appropriate software initialization is performed.

0x0

R/W

[10:1]

RESERVED

Reserved.

0x0

LB_PMA_LOC_EN

Enables PMA Local Loopback. When this bit is set to 1, the PMA accepts data on the transmit path

and returns it on the receive path. When this bit is set to 0, the PMA works in normal mode.

0x0

R/W

PMA/PMD Status 1 Register

Device Address: 0x01; Register Address: 0x0001, Reset: 0x0002, Name: PMA_PMD_STAT1

This address corresponds to the PMA/PMD Status Register 1 specified in Clause 45.2.1.2 of Standard 802.3.

ADIN2111CCPZ-R7 Folha de dados(PDF) 91 Page - Analog Devices

ADIN2111CCPZ-R7 Folha de dados(HTML) 91 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Folha de dados Download

Ligação URL