Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

ADIN2111CCPZ-R7 Folha de dados(PDF) 59 Page - Analog Devices

Nome de Peças ADIN2111CCPZ-R7
Descrição Electrónicos  Low Complexity, 2-Port Ethernet Switch with Integrated 10BASE-T1L PHYs
PDF  125 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  AD [Analog Devices]
Página de início  http://www.analog.com
Logo AD - Analog Devices

ADIN2111CCPZ-R7 Folha de dados(HTML) 59 Page - Analog Devices

Back Button ADIN2111CCPZ-R7 Datasheet HTML 55Page - Analog Devices ADIN2111CCPZ-R7 Datasheet HTML 56Page - Analog Devices ADIN2111CCPZ-R7 Datasheet HTML 57Page - Analog Devices ADIN2111CCPZ-R7 Datasheet HTML 58Page - Analog Devices ADIN2111CCPZ-R7 Datasheet HTML 59Page - Analog Devices ADIN2111CCPZ-R7 Datasheet HTML 60Page - Analog Devices ADIN2111CCPZ-R7 Datasheet HTML 61Page - Analog Devices ADIN2111CCPZ-R7 Datasheet HTML 62Page - Analog Devices ADIN2111CCPZ-R7 Datasheet HTML 63Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 125 page
background image
Data Sheet
ADIN2111
REGISTERS
analog.com
Rev. 0 | 59 of 125
Table 50. Bit Descriptions for STATUS1
Bits
Bit Name
Description
Reset
Access
5
P1_RX_RDY_HI
Port 1 Rx Ready High Priority. Indicates that there is a high priority frame available on Port 1. When
using the generic SPI protocol, this field can be used on LES to determine which port's receive
FIFO is read next in the case where frames are available on both ports. If P1_RX_RDY_HI is 1 and
P2_RX_RDY_HI is 0, the next frame is read from Port 1 because Port 1 has a high priority frame. If
P1_RX_RDY_HI is 0 and P2_RX_RDY_HI is 1, the next frame is read from Port 2 because Port 2 has a
high priority frame. This field does not drive the interrupt pin. This field is only used with the generic SPI
protocol on LES.
0x0
R
4
P1_RX_RDY
Port 1 Rx FIFO Contains Data. In store and forward mode, this field indicates that there is one or
more frames in Port 1 Rx FIFO. In cut through mode, this field indicates that the receive threshold
(RX_THRESH) is reached or the EOF byte of a frame is received. If there are frames in both the Rx high
and low priority FIFOs, the frame from the high priority FIFO is read first by default. This field is only used
with the generic SPI protocol.
0x0
R
3
TX_RDY
Tx Ready. If TX_RDY_ON_EMPTY is 0, TX_RDY asserts when frame transmission completes. If
TX_RDY_ON_EMPTY is 1, TX_RDY asserts when the Tx FIFO is empty and frame transmission
completes. This bit is cleared by writing 1 to this field. This field is only used with the generic SPI
protocol.
0x0
R/W1C
[2:0]
RESERVED
Reserved.
0x0
R
Buffer Status Register
Address: 0x0B, Reset: 0x00003B00, Name: BUFSTS
Table 51. Bit Descriptions for BUFSTS
Bits
Bit Name
Description
Reset
Access
[31:16]
RESERVED
Reserved.
0x0
R
[15:8]
TXC
Transmit Credits Available. Number of chunk buffers of transmit data currently available for the SPI host to write.
Reading this field allows the SPI host to queue up the number of transmit chunks available into a single DMA,
if desired. The value in this field is saturated to 31 and sent in the 5-bit TXC field of every RX data footer. The
default (maximum) number of transmit buffer credits available is implementation specific. This field is only used
with the OPEN Alliance SPI protocol.
0x3B
R
[7:0]
RCA
Receive Chunks Available. Number of chunks of receive data currently available for the SPI host to read.
Reading this field allows the SPI host to queue up the number of receive chunks available into a single DMA, if
desired. This field is only used with the OPEN Alliance SPI protocol.
0x0
R
Interrupt Mask Register 0
Address: 0x0C, Reset: 0x00001FBF, Name: IMASK0
Table 52. Bit Descriptions for IMASK0
Bits
Bit Name
Description
Reset
Access
[31:13]
RESERVED
Reserved.
0x0
R
12
CDPEM
Control Data Protection Error Mask. Setting this bit to 1 prevents the control data protection error status bit in
STATUS0 from asserting the footer EXST bit. This field is only used with the OPEN Alliance SPI protocol.
0x1
R/W
11
TXFCSEM
Transmit Frame Check Sequence Error Mask. Setting this bit to 1 prevents the transmit frame check sequence
error status bit in STATUS0 from asserting the interrupt pin.
0x1
R/W
10
TTSCACM
Transmit Time Stamp Capture Available C Mask. Setting this bit to 1 prevents the Transmit Time stamp Capture
Available A status bit in STATUS0 from asserting the footer EXST bit.
0x1
R/W
9
TTSCABM
Transmit Time Stamp Capture Available B Mask. Setting this bit to 1 prevents the Transmit Time Stamp Capture
Available A status bit in STATUS0 from asserting the footer EXST bit.
0x1
R/W



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com