ADIN1300CCPZ-R7 datasheet(68/79 Pages) AD

68 / 79 page

ADIN1300

Data Sheet

Rev. 0 | Page 68 of 79

Bits

Bit Name

Description

Reset

Access

011: transmit 5 MHz square wave on Dimension 0.

010: transmit 10 MHz square wave on Dimension 1.

001: transmit 10 MHz square wave on Dimension 0.

000: 10BASE-T test mode disabled.

100BASE-TX Transmit Test Mode Register

Address: 0xB413, Reset: 0x0000, Name: B_100_TX_TST_MODE

This register provides the ability to transmit a 100BASE-TX test signal.

Table 102. Bit Descriptions for B_100_TX_TST_MODE

Bits

Bit Name

Description

Reset

Access

[15:3]

RESERVED

Reserved.

0x0

[2:0]

B_100_TX_TST_MODE

The PHY provides the ability to transmit a 100BASE-TX test signal that cycles continuously

through the valid MLT3 signal levels: zero, positive, zero, and negative. Each transmit

level can be held for either 16 ns (short dwell time) or 112 ns (long dwell time). The

MLT3 transmit test waveform with a 16 ns dwell time measures duty cycle distortion, as

specified in Clause 9.1.8 of ANSI Standard X3.263. The MLT3 transmit test waveform

with a 112 ns dwell time measures waveform overshoot, amplitude symmetry, and

rise/fall times, as specified in Clauses 9.1.3, 9.1.4, and 9.1.6 of ANSI Standard X3.263.

0x0

R/W

111: reserved.

110: reserved.

101: reserved.

100: transmit MLT3 test waveform, 112 ns dwell time on Dimension 1.

011: transmit MLT3 test waveform, 112 ns dwell time on Dimension 0.

010: transmit MLT3 test waveform, 16 ns dwell time on Dimension 1.

001: transmit MLT3 test waveform, 16 ns dwell time on Dimension 0.

000: 100BASE-TX test mode disabled.

Run Automated Cable Diagnostics Register

Address: 0xBA1B, Reset: 0x0000, Name: CDIAG_RUN

This register is used to start the automated running of cable diagnostics and to return results in the cable diagnostic results registers.

Table 103. Bit Descriptions for CDIAG_RUN

Bits

Bit Name

Description

Reset

Access

[15:1]

RESERVED

Reserved.

0x0

CDIAG_RUN

When set, this bit starts an automatic cable diagnostics run. Run this bit with the PHY in standby.

Clear the LINK_EN bit (PHY_CTRL_3 register, Address 0x0017, Bit 13). This bit self clears when the

cable diagnostics are completed.

0x0

R/W

Cable Diagnostics Cross Pair Fault Checking Disable Register

Address: 0xBA1C, Reset: 0x0000, Name: CDIAG_XPAIR_DIS

This register allows the checking of cross pair faults in the cable diagnostics to be disabled.

Table 104. Bit Descriptions for CDIAG_XPAIR_DIS

Bits

Bit Name

Description

Reset

Access

[15:1]

RESERVED

Reserved.

0x0

CDIAG_XPAIR_DIS

When set, this bit disables cross pair fault checking.

0x0

R/W

1: disable cross pair fault checking.

0: enable cross pair fault checking.

ADIN1300CCPZ-R7 Folha de dados(PDF) 68 Page - Analog Devices

ADIN1300CCPZ-R7 Folha de dados(HTML) 68 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

Folha de dados Download

Ligação URL