RA4L1 datasheet(88/125 Pages) RENESAS

88 / 125 page

Table 2.53

A/D conversion characteristics (2) in high-speed A/D conversion mode (2 of 2)

Conditions: VCC = AVCC0 = VREFH0 = 2.4 to 3.6 V*5, VSS = AVSS0 = VREFL0 = 0 V

Reference voltage range applied to the VREFH0 and VREFL0.

Parameter

Min

Max

Unit

Test conditions

Conversion time*1

(Operation at PCLKC = 32

MHz)

Permissible

signal

source

impedance

Max. = 1.3

kΩ

1.00

(0.328)*4

—

µs

High-precision channel

ADCSR.ADHSC = 0

ADSSTRn.SST[7:0] = 0x0A

ADACSR.ADSAC = 1

1.94

(1.266)*4

—

µs

Normal-precision channel

ADCSR.ADHSC = 0

ADSSTRn.SST[7:0] = 0x28

ADACSR.ADSAC = 1

Offset error

—

±1.0

±5.5

LSB

High-precision channel

±7.0

LSB

Other than specified

Full-scale error

—

±1.0

±5.5

LSB

High-precision channel

±7.0

LSB

Other than specified

Quantization error

—

±0.5

—

LSB

—

Absolute accuracy

—

±2.50

±6.0

LSB

High-precision channel

±9.0

LSB

Other than specified

DNL differential nonlinearity error

—

±1.0

—

LSB

—

INL integral nonlinearity error

—

±1.5

±3.0

LSB

—

Note:

The characteristics apply when no pin functions other than 12-bit A/D converter input are used. Absolute accuracy does not include

quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include

quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the

test conditions.

Note 2. Except for I/O input capacitance (Cin), see section 2.2.4. I/O VOH, VOL, and Other Characteristics.

Note 3. Reference data.

Note 4. ( ) lists sampling time.

Note 5. When VREFH0 < AVCC0, the MAX. values are as follows.

Absolute accuracy/Offset error/Full-scale error:

For voltage difference between AVCC0 and VREFH0, it should be added ±0.75 LSB/V to the Max spec.

INL integral non-linearity error:

For voltage difference between AVCC0 and VREFH0, it should be added ±0.2 LSB/V to the Max spec.

Table 2.54

A/D conversion characteristics (3) in low-power A/D conversion mode (1 of 2)

Conditions: VCC = AVCC0 = VREFH0 = 2.7 to 3.6 V*5, VSS = AVSS0 = VREFL0 = 0 V

Reference voltage range applied to the VREFH0 and VREFL0.

Parameter

Min

Typ

Max

Unit

Test conditions

PCLKC (ADCLK) frequency

—

MHz

—

Analog input capacitance*2

—

9*3

High-precision channel

—

10*3

Normal-precision channel

Analog input resistance

—

1.9*3

kΩ

High-precision channel

—

6*3

kΩ

Normal-precision channel

Analog input voltage range

Ain

—

VREFH0

—

Resolution

—

Bit

—

Conversion time*1

(Operation at PCLKC = 24

MHz)

Permissible

signal

source

impedance

Max. = 1.1

kΩ

1.58

(0.438)*4

—

µs

High-precision channel

ADCSR.ADHSC = 1

ADSSTRn.SST[7:0] = 0x0A

ADACSR.ADSAC = 1

2.0 (0.854)*4 —

—

µs

Normal-precision channel

ADCSR.ADHSC = 1

ADSSTRn.SST[7:0] = 0x14

ADACSR.ADSAC = 1

RA4L1 Datasheet

2. Electrical Characteristics

R01DS0447EJ0131 Rev.1.31

May 26, 2026

Page 88 of 125

RA4L1 Folha de dados(PDF) 88 Page - Renesas Technology Corp

RA4L1 Folha de dados(HTML) 88 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Folha de dados Download

Ligação URL