| Os motores de busca de Datasheet de Componentes eletrônicos |
|
RA4L1 Folha de dados(PDF) 72 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
RA4L1 Folha de dados(HTML) 72 Page - Renesas Technology Corp |
|
72 / 125 page ![]() Note: tI3Ccyc: I3C internal reference clock (I3Cφ) cycle, tTcyc: I3CCLK cycle. Note 1. Values in parentheses apply when INCTL.DNFS[3:0] is set to 0x3 while the digital filter is enabled with INCTL.DNFE set to 1. Note 2. Cb indicates the total capacity of the bus line. Table 2.44 IIC timing (Fast-mode+) Conditions: VCC = AVCC0 = 2.7 to 3.6 V Parameter Symbol Min*1 Max*1 Unit IIC (Fast-mode+) BFCTL.FMPE = 1 SCL input cycle time tSCL 10(18) × tI3Ccyc + 240 — ns SCL input high pulse width tSCLH 5(9) × tI3Ccyc + 120 — ns SCL input low pulse width tSCLL 5(9) × tI3Ccyc + 120 — ns SCL, SDA rise time tSr — 120 ns SCL, SDA fall time tSf — 120 ns SCL, SDA input spike pulse removal time tSP 0 1(4) × tI3Ccyc ns SDA input bus free time when wakeup function is disabled tBUF 5(9) × tI3Ccyc + 120 — ns SDA input bus free time when wakeup function is enabled tBUF 5(9) × tI3Ccyc + 4 × tTcyc + 120 — ns START condition input hold time when wakeup function is disabled tSTAH tI3Ccyc + 120 — ns START condition input hold time when wakeup function is enabled tSTAH 1(5) × tI3Ccyc + tTcyc + 120 — ns Restart condition input setup time tSTAS 120 — ns Stop condition input setup time tSTOS 120 — ns Data input setup time tSDAS tI3Ccyc + 30 — ns Data input hold time tSDAH 0 — ns SCL, SDA capacitive load Cb*2 — 550 pF Note: tI3Ccyc: I3C internal reference clock (I3Cφ) cycle, tTcyc: I3CCLK cycle. Note 1. Values in parentheses apply when INCTL.DNFS[3:0] is set to 0x3 while the digital filter is enabled with INCTL.DNFE set to 1. Note 2. Cb indicates the total capacity of the bus line. I3C_SDA0 I3C_SCL0 VIH VIL tSTAH tSCLH tSCLL P*1 S*1 tSf tSr tSCL tSDAH tSDAS tSTAS tSP tSTOS P*1 tBUF Sr*1 Note 1. S, P, and Sr indicate the following conditions: S: Start condition P: Stop condition Sr: Restart condition Figure 2.41 I2C bus interface input/output timing RA4L1 Datasheet 2. Electrical Characteristics R01DS0447EJ0131 Rev.1.31 May 26, 2026 Page 72 of 125 |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |