ADP1053ACPZ-R7 datasheet(59/84 Pages) AD

59 / 84 page

Data Sheet

ADP1053

Rev. A | Page 59 of 84

Table 60. Register 0xFE26—OVP_A Setting

Bits

Bit Name

R/W

Description

These bits set the OVP_A flag debounce time.

Bit 7

Bit 6

Typical Debounce Time

0 μs

0.96 μs

2.24 μs

[7:6]

OVP_A flag

debounce time

R/W

8 μs

[5:0]

OVP_A threshold

R/W

These bits set the threshold for the OVP_A analog comparator. This threshold is programmable

from 0.75 V to 1.5 V. A setting of 0x00 corresponds to a 0.75 V threshold. A setting of 0x3F

corresponds to a 1.5 V threshold. Each LSB increments the threshold by 11.904 mV, as follows:

OVP Threshold = (Code × 0.75/63) + 0.75

Table 61. Register 0xFE27—OVP_B Setting

Bits

Bit Name

R/W

Description

These bits set the OVP_B flag debounce time.

Bit 7

Bit 6

Typical Debounce Time

0 μs

0.96 μs

2.24 μs

[7:6]

OVP_B flag

debounce time

R/W

8 μs

[5:0]

OVP_B threshold

R/W

These bits set the threshold for the OVP_B analog comparator. This threshold is programmable

from 0.75 V to 1.5 V. A setting of 0x00 corresponds to a 0.75 V threshold. A setting of 0x3F

corresponds to a 1.5 V threshold. Each LSB increments the threshold by 11.904 mV, as follows:

OVP Threshold = (Code × 0.75/63) + 0.75

Table 62. Register 0xFE28—UVP_A Setting

Bits

Bit Name

R/W

Description

UVP_A flag

debounce time

R/W

This bit sets the UVP_A flag debounce time.

0 = 0 ms.

1 = 100 ms.

[6:0]

UVP_A threshold

R/W

These bits set the UVP_A threshold. The UVP_A flag is set when the UVP_A threshold is larger

than the seven MSBs of the VS_A value register (Register 0xFED5). Each LSB of the UVP_A

threshold corresponds to 12.5 mV. When these bits are set to 0, the UVP_A flag is always cleared.

Table 63. Register 0xFE29—UVP_B Setting

Bits

Bit Name

R/W

Description

UVP_B flag

debounce time

R/W

This bit sets the UVP_B flag debounce time.

0 = 0 ms.

1 = 100 ms.

[6:0]

UVP_B threshold

R/W

These bits set the UVP_B threshold. The UVP_B flag is set when the UVP_B threshold is larger

than the seven MSBs of the VS_B value register (Register 0xFED6). Each LSB of the UVP_B

threshold corresponds to 12.5 mV. When these bits are set to 0, the UVP_B flag is always cleared.

ADP1053ACPZ-R7 Folha de dados(PDF) 59 Page - Analog Devices

ADP1053ACPZ-R7 Folha de dados(HTML) 59 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

Folha de dados Download

Ligação URL