ADP1053ACPZ-R7 datasheet(58/84 Pages) AD

58 / 84 page

ADP1053

Data Sheet

Rev. A | Page 58 of 84

Table 52. Register 0xFE1E—VS_A Reference Maximum Limit

Bits

Bit Name

R/W

Description

[7:6]

Reserved

R/W

Reserved.

[5:0]

VS_A maximum

reference

R/W

This register sets the maximum limit of the Channel A output voltage reference. It sets the six

MSBs for the reference limit. The factory default setting is 0x3F.

Table 53. Register 0xFE1F—VS_B Reference Maximum Limit

Bits

Bit Name

R/W

Description

[7:6]

Reserved

R/W

Reserved.

[5:0]

VS_B maximum

reference

R/W

This register sets the maximum limit of the Channel B output voltage reference. It sets the six

MSBs for the reference limit. The factory default setting is 0x3F.

Table 54. Register 0xFE20—VS_A Reference Minimum Limit

Bits

Bit Name

R/W

Description

[7:6]

Reserved

R/W

Reserved.

[5:0]

VS_A minimum

reference

R/W

This register sets the minimum limit of the Channel A output voltage reference. It sets the six

MSBs for the reference limit. The factory default setting is 0x00.

Table 55. Register 0xFE21—VS_B Reference Minimum Limit

Bits

Bit Name

R/W

Description

[7:6]

Reserved

R/W

Reserved.

[5:0]

VS_B minimum

reference

R/W

This register sets the minimum limit of the Channel B output voltage reference. It sets the six

MSBs for the reference limit. The factory default setting is 0x00.

Table 56. Register 0xFE22—VS_A Reference Setting (MSBs)

Bits

Bit Name

R/W

Description

[7:0]

VS_A voltage

reference MSBs

R/W

This register sets the eight MSBs of the output voltage reference for Channel A. Together with

Bits[3:0] of Register 0xFE24, this register sets the 12-bit reference. In a steady state, closed-loop

operation, the output of the VS_A ADC is regulated to the reference setting value.

Table 57. Register 0xFE23—VS_B Reference Setting (MSBs)

Bits

Bit Name

R/W

Description

[7:0]

VS_B voltage

reference MSBs

R/W

This register sets the eight MSBs of the output voltage reference for Channel B. Together with

Bits[3:0] of Register 0xFE25, this register sets the 12-bit reference. In a steady state, closed-loop

operation, the output of the VS_B ADC is regulated to the reference setting value.

Table 58. Register 0xFE24—VS_A Reference Setting (LSBs)

Bits

Bit Name

R/W

Description

[7:4]

Reserved

R/W

Reserved.

[3:0]

VS_A voltage

reference LSBs

R/W

This register sets the four LSBs of the output voltage reference for Channel A. Together with

the output of the VS_A ADC is regulated to the reference setting value.

Table 59. Register 0xFE25—VS_B Reference Setting (LSBs)

Bits

Bit Name

R/W

Description

[7:4]

Reserved

R/W

Reserved.

[3:0]

VS_B voltage

reference LSBs

R/W

This register sets the four LSBs of the output voltage reference for Channel B. Together with

the output of the VS_B ADC is regulated to the reference setting value.

ADP1053ACPZ-R7 Folha de dados(PDF) 58 Page - Analog Devices

ADP1053ACPZ-R7 Folha de dados(HTML) 58 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

Folha de dados Download

Ligação URL