| Os motores de busca de Datasheet de Componentes eletrônicos |
|
ADP1053ACPZ-R7 Folha de dados(PDF) 51 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADP1053ACPZ-R7 Folha de dados(HTML) 51 Page - Analog Devices |
|
51 / 84 page ![]() Data Sheet ADP1053 Rev. A | Page 51 of 84 Table 32. Register 0xFE06—Flag Reenable Delay, VDD_OV, and FLAGIN Configuration Bits Bit Name R/W Description These bits specify the global delay from when a flag is cleared to the soft start process. Bit 7 Bit 6 Typical Delay Time 0 0 250 ms 0 1 500 ms 1 0 1 sec [7:6] Flag reenable delay R/W 1 1 2 sec 5 VDD_OV flag ignore R/W This bit enables or disables the VDD_OV flag. 0 = VDD_OV flag enabled. When there is a VDD overvoltage condition, the flag is set and the part shuts down. When the flag is cleared, the part restarts. 1 = VDD_OV flag is always cleared. 4 VDD_OV flag debounce R/W This bit sets the debounce time for the VDD_OV flag. 0 = 500 μs debounce time. 1 = 2 μs debounce time. [3:2] FLAGIN action R/W These bits specify the action to take when the FLAGIN flag is set. Bit 3 Bit 2 FLAGIN Action 0 0 None 0 1 Disable PWM outputs in Channel A 1 0 Disable PWM outputs in Channel B 1 1 Disable all PWM outputs (Channel A, Channel B, and Channel C) R/W These bits specify the action to take after the FLAGIN flag is cleared. Bit 1 Bit 0 Action After FLAGIN Is Cleared 0 0 After the reenable delay time, the PWM outputs are reenabled using the soft start process 0 1 The PWM outputs are reenabled immediately without a soft start 1 0 A PSON signal is needed to reenable the PWM outputs [1:0] Action after FLAGIN is cleared 1 1 A PSON signal is needed to reenable the PWM outputs Register 0xFE07 selects flags to be blanked during soft start. When a flag is blanked, the flag is set but no action takes place. During the soft start of any channel, the following flags are always blanked: FLAGIN, OTP1, OTP2, and ACSNS. During the soft start of Channel A, these flags are also blanked: REVERSE_A and UVP_A. During the soft start of Channel B, these flags are also blanked: REVERSE_B and UVP_B. Table 33. Register 0xFE07—Flag Blanking During Soft Start Bits Bit Name R/W Description 7 Reserved R/W Reserved. 6 CS_OCP blanking R/W 0 = blank CS_OCP flag during Channel C soft start. 1 = do not blank CS_OCP flag. 5 OVP_B blanking R/W 0 = blank OVP_B flag during Channel B soft start. 1 = do not blank OVP_B flag. 4 OVP_A blanking R/W 0 = blank OVP_A flag during Channel A soft start. 1 = do not blank OVP_A flag. 3 CS2_B_OCP blanking R/W 0 = blank CS2_B_OCP flag during Channel B soft start. 1 = do not blank CS2_B_OCP flag. 2 CS2_A_OCP blanking R/W 0 = blank CS2_A_OCP flag during Channel A soft start. 1 = do not blank CS2_A_OCP flag. 1 CS1_B_OCP blanking R/W 0 = blank CS1_B_OCP flag during Channel B soft start. 1 = do not blank CS1_B_OCP flag. 0 CS1_A_OCP blanking R/W 0 = blank CS1_A_OCP flag during Channel A soft start. 1 = do not blank CS1_A_OCP flag. |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |