Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

ADIN1300CCPZ-R7 Folha de dados(PDF) 95 Page - Analog Devices

Nome de Peças ADIN1300CCPZ-R7
Descrição Electrónicos  Robust, Industrial, Low Latency and Low Power 10 Mbps, 100 Mbps, and 1 Gbps Ethernet PHY
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  AD [Analog Devices]
Página de início  http://www.analog.com
Logo AD - Analog Devices

ADIN1300CCPZ-R7 Folha de dados(HTML) 95 Page - Analog Devices

Back Button ADIN1300CCPZ-R7 Datasheet HTML 88Page - Analog Devices ADIN1300CCPZ-R7 Datasheet HTML 89Page - Analog Devices ADIN1300CCPZ-R7 Datasheet HTML 90Page - Analog Devices ADIN1300CCPZ-R7 Datasheet HTML 91Page - Analog Devices ADIN1300CCPZ-R7 Datasheet HTML 92Page - Analog Devices ADIN1300CCPZ-R7 Datasheet HTML 93Page - Analog Devices ADIN1300CCPZ-R7 Datasheet HTML 94Page - Analog Devices ADIN1300CCPZ-R7 Datasheet HTML 95Page - Analog Devices ADIN1300CCPZ-R7 Datasheet HTML 96Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 95 / 96 page
background image
Data Sheet
ADIN1300
PCB LAYOUT RECOMMENDATIONS
analog.com
Rev. B | 95 of 96
The user has the capability to program the drive current of the
RGMII pins to help improve signal integrity and minimize ringing.
Alternatively, series termination resistors can be placed in all RGMII
output pins if further tuning is required.
POWER AND GROUND PLANES
From a PCB layout point of view, it is important to place the
decoupling capacitors as close as possible to the power and GND
pins to minimize the inductance.
Magnetics Module Grounding
A split ground plane under the transformer minimizes noise cou-
pling across the transformer and between adjacent coils within.
Ensure a physical separation of the ground planes underneath the
transformer. Make the width of this separation at least 100 mil.
RJ45 Module Grounding
For optimal EMC performance, it is recommended to use a metal
shielded RJ45 connector with the shield connected to chassis
ground. There must be an isolation gap between the chassis
ground and the PHY IC ground with consistent isolation across all
layers.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com