Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

ADIN1300CCPZ-R7 Folha de dados(PDF) 63 Page - Analog Devices

Nome de Peças ADIN1300CCPZ-R7
Descrição Electrónicos  Robust, Industrial, Low Latency and Low Power 10 Mbps, 100 Mbps, and 1 Gbps Ethernet PHY
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  AD [Analog Devices]
Página de início  http://www.analog.com
Logo AD - Analog Devices

ADIN1300CCPZ-R7 Folha de dados(HTML) 63 Page - Analog Devices

Back Button ADIN1300CCPZ-R7 Datasheet HTML 59Page - Analog Devices ADIN1300CCPZ-R7 Datasheet HTML 60Page - Analog Devices ADIN1300CCPZ-R7 Datasheet HTML 61Page - Analog Devices ADIN1300CCPZ-R7 Datasheet HTML 62Page - Analog Devices ADIN1300CCPZ-R7 Datasheet HTML 63Page - Analog Devices ADIN1300CCPZ-R7 Datasheet HTML 64Page - Analog Devices ADIN1300CCPZ-R7 Datasheet HTML 65Page - Analog Devices ADIN1300CCPZ-R7 Datasheet HTML 66Page - Analog Devices ADIN1300CCPZ-R7 Datasheet HTML 67Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 96 page
background image
Data Sheet
ADIN1300
REGISTER SUMMARY
analog.com
Rev. B | 63 of 96
Table 55. Bit Descriptions for IRQ_STATUS (Continued)
Bits
Bit Name
Description
Reset
Access
7
FC_FG_IRQ_STAT
If the frame checker/generator interrupt status bit is 1, this indicates that the associated interrupt
triggered since last read. Note that when this bit goes high, it latches high until it is unlatched by
reading.
0x0
R LH
6
PAGE_RX_IRQ_STAT
If the autonegotiation page received interrupt status bit is 1, this indicates that the associated
interrupt triggered since last read. Note that when this bit goes high, it latches high until it is
unlatched by reading.
0x0
R LH
5
IDLE_ERR_CNT_IRQ_STAT
If the idle error counter saturated interrupt status bit is 1, this indicates that the associated
interrupt triggered since last read. Note that when this bit goes high, it latches high until it is
unlatched by reading.
0x0
R LH
4
FIFO_OU_IRQ_STAT
If the MAC interface RGMII transmit FIFO overflow/underflow interrupt status bit is 1, this
indicates that the associated interrupt triggered since last read. Note that when this bit goes high,
it latches high until it is unlatched by reading.
0x0
R LH
3
RX_STAT_CHNG_IRQ_STAT
If the receive status changed interrupt status bit is 1, this indicates that the associated interrupt
triggered since last read. Note that when this bit goes high, it latches high until it is unlatched by
reading.
0x0
R LH
2
LNK_STAT_CHNG_IRQ_STAT
If the link status changed interrupt status bit is 1, this indicates that the associated interrupt
triggered since last read. Note that when this bit goes high, it latches high until it is unlatched by
reading.
0x0
R LH
1
SPEED_CHNG_IRQ_STAT
If the speed changed interrupt status bit is 1, this indicates that the associated interrupt triggered
since last read. Note that when this bit goes high, it latches high until it is unlatched by reading.
0x0
R LH
0
IRQ_PENDING
If the interrupt pending status bit is 1, this indicates that an interrupt has occurred and is pending.
Note that when this bit goes high, it latches high until it is unlatched by reading.
0x0
R LH
PHY Status 1 Register
Address: 0x001A, Reset: 0x0300, Name: PHY_STATUS_1
This register provides access to various PHY status registers.
Table 56. Bit Descriptions for PHY_STATUS_1
Bits
Bit Name
Description
Reset
Access
15
PHY_IN_STNDBY
A 1 indicates that the PHY is in standby state and does not attempt to bring up links. The standby state can
be used to run diagnostics, including cable diagnostics.
0x0
R
14
MSTR_SLV_FLT_STAT
Master Slave Configuration Fault Status Bit. A 1 indicates that a fault has occurred in the resolution of
master/slave. This bit is a copy of MSTR_SLV_FLT, (MSTR_SLAV_STATUS register, Address 0x000A).
Reading the MSTR_SL_FLT_STAT bit does not clear MSTR_SLV_FLT.
0x0
R
13
PAR_DET_FLT_STAT
Parallel Detection Fault Status Bit. A 1 indicates that a fault has occurred in the parallel detection
process. This bit is a copy of PAR_DET_FLT, (AUTONEG_EXP register, Address 0x0006). Reading the
PAR_DET_FLT_STAT bit does not clear PAR_DET_FLT.
0x0
R
12
AUTONEG_STAT
Autonegotiation Status Bit. A 1 indicates that autonegotiation has completed. This bit is a copy of AUTO-
NEG_DONE (MII_STATUS register, Address 0x0001). Reading the AUTONEG_STAT bit does not clear
AUTONEG_DONE.
0x0
R
11
PAIR_01_SWAP
A 1 indicates that Pair 0 and Pair 1 have been swapped.
0x0
R
10
B_10_POL_INV
A 1 indicates that the polarity of the 10BASE-T signal has been inverted.
0x0
R
[9:7]
HCD_TECH
This field indicates the resolved technology after the link is established.
0x6
R
111: reserved.
110: reserved.
101: speed resolved to 1000BASE-T full duplex.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com