HD6433636SW datasheet(199/418 Pages) RENESAS

199 / 418 page

185

Table 9.9

Timer G Registers

Name

Abbrev.

R/W

Initial Value

Address

Timer mode register G

TMG

R/W

H'00

H'FFBC

Timer counter G

TCG

—

H'00

—

Input capture register GF

ICRGF

H'00

H'FFBD

Input capture register GR

ICRGR

H'00

H'FFBE

9.4.2

Timer Counter G (TCG)

Bit

76543210

TCG7

TCG6

TCG5

TCG4

TCG3

TCG2

TCG1

TCG0

Initial value

00000000

Read/Write

————————

Timer counter G (TCG) is an 8-bit up-counter which is incremented by an input clock. The input

clock signal is selected by bits CKS1 and CKS0 in timer mode register G (TMG).

To use TCG as an input capture timer, set bit TMIG to 1 in PMR1; to use TCG as an interval

timer, clear bit TMIG to 0.* When TCG is used as an input capture timer, the TCG value can be

cleared at the rising edge, falling edge, or both edges of the input capture signal, depending on

settings in TMG.

When TCG overflows (goes from H'FF to H'00), if the timer overflow interrupt enable bit (OVIE)

is set to 1 in TMG, bit IRRTG in interrupt request register 2 (IRR2) is set to 1. If in addition bit

IENTG in interrupt enable register 2 (IENR2) is set to 1, a CPU interrupt is requested. Details on

interrupts are given in 3.3, Interrupts.

TCG cannot be read or written by the CPU.

Upon reset, TCG is initialized to H'00.

Note: * An input capture signal may be generated when TMIG is rewritten.

HD6433636SW Folha de dados(PDF) 199 Page - Renesas Technology Corp

HD6433636SW Folha de dados(HTML) 199 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Folha de dados Download

Ligação URL