Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

ST6373 Folha de dados(PDF) 51 Page - STMicroelectronics

Nome de Peças ST6373
Descrição Electrónicos  8-BIT ROM/OTP/EPROM MCUs FOR DIGITALLY CONTROLLED MULTISYNC/MULTISTANDARD MONITORS
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  STMICROELECTRONICS [STMicroelectronics]
Página de início  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST6373 Folha de dados(HTML) 51 Page - STMicroelectronics

Back Button ST6373 Datasheet HTML 47Page - STMicroelectronics ST6373 Datasheet HTML 48Page - STMicroelectronics ST6373 Datasheet HTML 49Page - STMicroelectronics ST6373 Datasheet HTML 50Page - STMicroelectronics ST6373 Datasheet HTML 51Page - STMicroelectronics ST6373 Datasheet HTML 52Page - STMicroelectronics ST6373 Datasheet HTML 53Page - STMicroelectronics ST6373 Datasheet HTML 54Page - STMicroelectronics ST6373 Datasheet HTML 55Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 64 page
background image
ST6373
51/64
SERIAL PERIPHERAL INTERFACE (Cont’d)
SCL Latch And Ddc2b Address Control Regis-
ter (SLACR)
Address: F3h - Read/Write
Reset Value: 40h
b7 to b4: Not used
b3: HSAE:
Hardware Slave Address Enable. This
bit allows the Slave I2C to check, after a Start Con-
dition Detection, both the Address A0/A1h for
DDC2B and the Programmed Address for the
switch to DDC2AB.
Note that software address contained in SSDR is
always valid.
0=Disable, 1=Enable, Write only, 1 after Reset
b2: SCLFLAG:
SCL FLAG bit. This bit is set on
SCL rising or falling edge according to the polarity
bit SCLEDGE. This flag can be reset by writing a 1
in SCLFLAG bit (Read and Reset, undefined after
reset).
b1: SCLITEN:
SCL INterrupt ENable bit.If this bit
is set an interrupt on vector # 3 is generated when
the SCL flag is set (Write Only, 0 after Reset).
b0: SCLEDGE:
SCL EDGE selection bit.The SCL
input latch is activated on either the positive or
negative edge of SCL line: if SCLEDGE is high the
latch will be triggered on the rising edge of SCL; if
this bit is low the latch will be triggered on the fall-
ing edge (Write Only, 0 after Reset).
Remark: In DDC1, it is not necessary to use the
SCL latch interrupt because the DDC1 SCL Falling
edge interrupt can be activated (see DDC1 mode).
4.8 MIRROR REGISTER
This is an 8-bits Register at address D9h. It is
cleared on Reset. After writing, the read value is
the reversed byte:
Bit0 -> Bit7, Bit1 -> Bit6, Bit2 -> Bit5, Bit3 -> Bit4,
Bit4 -> Bit3, Bit5 -> Bit2, Bit6 -> Bit1, Bit7 -> Bit0
4.9 XOR REGISTER
This is a 8-bit Register at address F4h. It is cleared
on Reset. After writing, the new content value is
the previous content ”XORed” with the written val-
ue.
To reset this register the user must read its con-
tents and rewrite it (A XOR A = 0).
70
-
-
-
-
HSAE
SCL
FLAG
SCL
ITEN
SCL
EDGE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com