ADIN1300BCPZ-R7 datasheet(22/96 Pages) AD

22 / 96 page

Data Sheet

ADIN1300

THEORY OF OPERATION

analog.com

Rev. B | 22 of 96

details on configuring the device with autonegotiation enabled or

disabled.

If the ADIN1300 has autonegotiation enabled and the other side

of the link has autonegotiation disabled, the ADIN1300 detects this

and parallel detects, as per the IEEE standard, and attempts to

bring up a link at the speed the remote PHY is configured to.

MANAGEMENT INTERFACE

The MII management interface provides a two-wire serial interface

between a host processor or MAC and the ADIN1300, allowing

access to control and status information in the subsystem and PHY

core management registers.

The MII management interface consists of the following:

►

MDC, clock line

►

MDIO, bidirectional data line

►

PHYAD_0 pin to PHYAD_3 pin, which configures device ad-

dresses for each PHY

►

INT_N, management interrupt

The interface is compatible with both IEEE Standard 802.3 Clause

22 and Clause 45 management frame structures, as shown in Table

15 and Table 16, respectively, and defined as the following:

►

Preamble: establishes synchronization at beginning of frame.

►

Start of frame:

►

01 indicates start of Clause 22 frame.

►

00 indicates start of Clause 45 frame.

►

OP: the operation code indicates type of frame transaction.

►

PHYAD/PRTAD: PHY address. MSB first, only the PHY with

matching PHY address hardware configuration responds.

►

REG ADDR/DEVAD: register address, MSB first.

►

TA: used to avoid contention during a read transition, 2-bit time

spacing between register address field and data field.

►

DATA: 16-bit field, MSB first.

►

ADDRESS/DATA: 16-bit field, MSB first.

►

IDLE: high-Z state, the MDIO line is pulled high by the pull-up

resistor.

The PHY core registers at Address 0x00 to Address 0x01F can

be accessed using the interface specified under Clause 22. The

PHY core extended management interface (EMI) registers and

subsystem registers can be accessed at Address 0x1E using the

interface specified under Clause 45. However, for systems that do

not support this interface, the registers at Address 0x1E can be

accessed via Register 0x0010 and Register 0x0011 using Clause

22 access.

Interrupt (INT_N)

The ADIN1300 is capable of generating an interrupt to a host

processor or MAC using the INT_N pin in response to a variety of

user-selectable conditions (IRQ_MASK register, Address 0x0018).

The following conditions can be selected to generate an interrupt:

►

Speed change

►

Link status change

►

Receive status change

►

MAC interface FIFO overflow/underflow

►

Idle error counter saturated

►

Autonegotiation page received

►

Autonegotiation status change

►

MDIO synchronization lost

►

Cable diagnostic change

When an interrupt occurs, the system can poll the status of the

interrupt status register (IRQ_STATUS register, Address 0x0019) on

each device to determine the origin of the interrupt.

Table 15. Clause 22 Management Interface Frame Format

Operation

Preamble

Start of Frame

PHYAD[4:0]

REG ADDR[4:0]

DATA[15:0]

IDLE

Read

32 1s

AAAAA

RRRRR

d….d

Write

32 1s

AAAAA

RRRRR

d….d

Table 16. Clause 45 Management Interface Frame Format

Operation

Preamble

Start of Frame

PRTAD[4:0]

DEVAD[4:0]

ADDRESS/DATA[15:0]

IDLE

Address

32 1s

PPPPP

EEEEE

A…...A

Write

32 1s

PPPPP

EEEEE

d….d

Read

32 1s

PPPPP

EEEEE

d….d

Post-read Increment Address

32 1s

PPPPP

EEEEE

d….d

ADIN1300BCPZ-R7 Folha de dados(PDF) 22 Page - Analog Devices

ADIN1300BCPZ-R7 Folha de dados(HTML) 22 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

Folha de dados Download

Ligação URL