Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

ADIN1300BCPZ-R7 Folha de dados(PDF) 2 Page - Analog Devices

Nome de Peças ADIN1300BCPZ-R7
Descrição Electrónicos  Robust, Industrial, Low Latency and Low Power 10 Mbps, 100 Mbps, and 1 Gbps Ethernet PHY
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  AD [Analog Devices]
Página de início  http://www.analog.com
Logo AD - Analog Devices

ADIN1300BCPZ-R7 Folha de dados(HTML) 2 Page - Analog Devices

  ADIN1300BCPZ-R7 Datasheet HTML 1Page - Analog Devices ADIN1300BCPZ-R7 Datasheet HTML 2Page - Analog Devices ADIN1300BCPZ-R7 Datasheet HTML 3Page - Analog Devices ADIN1300BCPZ-R7 Datasheet HTML 4Page - Analog Devices ADIN1300BCPZ-R7 Datasheet HTML 5Page - Analog Devices ADIN1300BCPZ-R7 Datasheet HTML 6Page - Analog Devices ADIN1300BCPZ-R7 Datasheet HTML 7Page - Analog Devices ADIN1300BCPZ-R7 Datasheet HTML 8Page - Analog Devices ADIN1300BCPZ-R7 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 96 page
background image
Data Sheet
ADIN1300
TABLE OF CONTENTS
analog.com
Rev. B | 2 of 96
Features................................................................ 1
Applications........................................................... 1
General Description...............................................1
Functional Block Diagram......................................5
Specifications........................................................ 6
Timing Characteristics........................................8
Absolute Maximum Ratings.................................13
Thermal Resistance......................................... 13
ESD Caution.....................................................13
Pin Configuration and Function Descriptions...... 14
Typical Performance Characteristics................... 17
Theory of Operation.............................................19
Overview.......................................................... 19
Analog Front End (AFE) .................................. 19
MAC Interface.................................................. 20
Autonegotiation................................................ 21
Autonegotiation Disabled................................. 21
Management Interface..................................... 22
MDI Interface....................................................23
Reset Operation............................................... 23
Power-Down Modes......................................... 26
Status LED....................................................... 27
Link Status, LINK_ST....................................... 28
PHY Output Clocks.......................................... 28
Power Supply Domains.................................... 28
Hardware Configuration Pins...............................29
Hardware Configuration Pin Functions.............29
On-Chip Diagnostics............................................35
Loopback Modes..............................................35
Frame Generator and Checker........................ 36
Cable Diagnostics............................................ 37
Enhanced Link Detection................................. 37
Start of Packet Indication................................. 38
Typical Power Consumption................................ 39
Power Supplies................................................ 39
Applications Information...................................... 41
System Overview............................................. 41
Low Power Termination in 100BASE-TX..........42
Repeater or Back to Back Mode...................... 42
RGMII Timing Examples.................................. 43
Component Recommendations........................44
Power Requirements........................................45
Supply Decoupling........................................... 46
Register Summary...............................................47
PHY Core Register Summary.......................... 47
PHY Core Register Details...............................49
Subsystem Register Summary.........................85
Subsystem Register Details ............................ 86
PCB Layout Recommendations.......................... 94
PHY Package Layout....................................... 94
Component Placement.....................................94
MDI, Differential Pair Routing...........................94
MAC Interface Pins.......................................... 94
Power and Ground Planes............................... 95
Outline Dimensions............................................. 96
Ordering Guide.................................................96
Evaluation Boards............................................ 96
REVISION HISTORY
5/2024—Rev. A to Rev. B
Changes to Features Section.......................................................................................................................... 1
Change to Note 3, Table 1............................................................................................................................... 6
Changes to Table 14......................................................................................................................................16
Change to Link Status, LINK_ST Section...................................................................................................... 28
Changes to Hardware Configuration Pins Section.........................................................................................29
Added Note 3, Table 23................................................................................................................................. 30
Changes to Figure 31 and Figure 32............................................................................................................. 41
Changes to RGMII Timing Examples Section................................................................................................43
Changes to External Clock Input Section...................................................................................................... 44
Changes to Table 51......................................................................................................................................60
Change to Frame Checker Count High Register Section.............................................................................. 72
Changes to Crystal Placement and Routing Section..................................................................................... 94
8/2022—Rev. 0 to Rev. A
Changes to Features Section.......................................................................................................................... 1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com