| Os motores de busca de Datasheet de Componentes eletrônicos |
|
TPS6521825 Folha de dados(PDF) 69 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TPS6521825 Folha de dados(HTML) 69 Page - Texas Instruments |
|
69 / 109 page ![]() 69 TPS6521825 www.ti.com SLDS260 – NOVEMBER 2019 Submit Documentation Feedback Product Folder Links: TPS6521825 Detailed Description Copyright © 2019, Texas Instruments Incorporated 5.6.4.16 DCDC2 Register (subaddress = 0x17) [reset = 0x99] DCDC2 is shown in Figure 5-51 and described in Table 5-23. Return to Summary Table. Note 1: This register is password protected. For more information, see Section 5.6.1. Note 2: A 5-ms blanking time of the over-voltage and under-voltage monitoring occurs when a write is performed on the DCDC2 register. Note 3: To change the output voltage of DCDC2, the GO bit or the GODSBL bit must be set to 1b in register 0x1A. Figure 5-51. DCDC2 Register 7 6 5 4 3 2 1 0 PFM RESERVED DCDC2 R/W-1b R-0b R/W-19h Table 5-23. DCDC2 Register Field Descriptions Bit Field Type Reset Description 7 PFM R/W 1b Pulse frequency modulation (PFM, also known as pulse-skip-mode) enable. PFM mode improves light-load efficiency. Actual PFM mode operation depends on load condition. 0b = Disabled (forced PWM) 1b = Enabled 6 RESERVED R 0b |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |