 |
Os motores de busca de Datasheet de Componentes eletrônicos |
|
|
Os motores de busca de Datasheet de Componentes eletrônicos |
|
TPS6521825 Folha de dados(PDF) 56 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TPS6521825 Folha de dados(HTML) 56 Page - Texas Instruments |
|
|
56 / 109 page  56 TPS6521825 SLDS260 – NOVEMBER 2019 www.ti.com Submit Documentation Feedback Product Folder Links: TPS6521825 Detailed Description Copyright © 2019, Texas Instruments Incorporated 5.6.4.5 INT_MASK2 Register (subaddress = 0x04) [reset = 0x00] INT_MASK2 is shown in Figure 5-40 and described in Table 5-12. Return to Summary Table. Figure 5-40. INT_MASK2 Register 7 6 5 4 3 2 1 0 RESERVED LS3_FM LS2_FM LS1_FM LS3_IM LS2_IM LS1_IM R-00b R/W-0b R/W-0b R/W-0b R/W-0b R/W-0b R/W-0b Table 5-12. INT_MASK2 Register Field Descriptions Bit Field Type Reset Description 7-6 RESERVED R 00b 5 LS3_FM R/W 0b LS3 fault interrupt mask bit. Note: mask bit has no effect on monitoring function. 0b = Interrupt is unmasked (interrupt event pulls nINT pin low). 1b = Interrupt is masked (interrupt has no effect on nINT pin). 4 LS2_FM R/W 0b LS2 fault interrupt mask bit. Note: mask bit has no effect on monitoring function. 0b = Interrupt is unmasked (interrupt event pulls nINT pin low). 1b = Interrupt is masked (interrupt has no effect on nINT pin). 3 LS1_FM R/W 0b LS1 fault interrupt mask bit. Note: mask bit has no effect on monitoring function. 0b = Interrupt is unmasked (interrupt event pulls nINT pin low). 1b = Interrupt is masked (interrupt has no effect on nINT pin). 2 LS3_IM R/W 0b LS3 current-limit interrupt mask bit. Note: mask bit has no effect on monitoring function. 0b = Interrupt is unmasked (interrupt event pulls nINT pin low). 1b = Interrupt is masked (interrupt has no effect on nINT pin). 1 LS2_IM R/W 0b LS2 current-limit interrupt mask bit. Note: mask bit has no effect on monitoring function. 0b = Interrupt is unmasked (interrupt event pulls nINT pin low). 1b = Interrupt is masked (interrupt has no effect on nINT pin). 0 LS1_IM R/W 0b LS1 current-limit interrupt mask bit. Note: mask bit has no effect on monitoring function. 0b = Interrupt is unmasked (interrupt event pulls nINT pin low). 1b = Interrupt is masked (interrupt has no effect on nINT pin). |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Portuguese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
