TPS6521825_V01 datasheet(6/109 Pages) TI1

6 / 109 page

TPS6521825

SLDS260 – NOVEMBER 2019

www.ti.com

Submit Documentation Feedback

Product Folder Links: TPS6521825

Pin Configuration and Functions

Pin Functions (continued)

TYPE

DESCRIPTION

NO.

NAME

GPIO1

I/O

Pin configured as DDR reset-input (driving GPO2) or as general-purpose, open-drain output. See

Section 5.3.1.14 for more information.

IN_DCDC4

Input supply pin for DCDC4.

L4A

Switch pin for DCDC4. Connect to inductor.

L4B

Switch pin for DCDC4. Connect to inductor.

DCDC4

Output voltage pin for DCDC4. Connect to capacitor.

PFI

Power-fail comparator input. Connect to resistor divider.

DC34_SEL

Power-up default selection pin for DCDC3 or DCDC4. Power-up default is programmed by a resistor

connected to ground. See Section 5.3.1.13 for resistor options.

IN_nCC

Output pin indicates if DCDC5 and DCDC6 are powered from main supply (IN_BU) or coin-cell battery (CC).

Pin is push-pull output. Pulled low when PMIC is powered from coin cell battery. Pulled high when PMIC is

powered from main supply (IN_BU).

PGOOD_BU

Power-good, push-pull output for DCDC5 and DCDC6. Pulled low when either DCDC5 or DCDC6 is out of

regulation. Pulled high (to DCDC6 output voltage) when both rails are in regulation.

Switch pin for DCDC5. Connect to inductor.

FB5

Feedback voltage pin for DCDC5. Connect to output capacitor.

FB6

Feedback voltage pin for DCDC6. Connect to output capacitor.

Switch pin for DCDC6. Connect to inductor.

SYS_BU

System voltage pin for battery-backup supply power path. Connect to 1-µF capacitor. Connecting any

external load to this pin is not recommended.

Coin cell battery input. Serves as the supply to DCDC5 and DCDC6 if no voltage is applied to IN_BU. Tie this

pin to ground if it is not in use.

GPIO3

I/O

Pin can be configured as warm reset (negative edge) for DCDC1 and DCDC2 or as a general-purpose, open-

drain output. See Section 5.3.1.14 for more details.

IN_BU

Default input supply pin for battery backup supplies (DCDC5 and DCDC6).

N/C

—

No connect. Leave pin floating.

N/C

LS1

Output voltage pin for load switch 1. Connect to capacitor.

IN_LS1

Input supply pin for load switch 1.

IN_LS2

Input supply pin for load switch 2.

LS2

Output voltage pin for load switch 2. Connect to capacitor.

GPO2

Pin configured as DDR reset signal (controlled by GPIO1) or as general-purpose output. Buffer can be

configured as push-pull or open-drain.

INT_LDO

Internal bias voltage. Connect to a 1-μF capacitor. TI does not recommended connecting any external load to

this pin.

IN_BIAS

Input supply pin for reference system.

IN_DCDC3

Input supply pin for DCDC3.

Switch pin for DCDC3. Connect to inductor.

FB3

Feedback voltage pin for DCDC3. Connect to output capacitor.

nWAKEUP

Signal to SOC to indicate a power on event (active low, open-drain output).

FB2

Feedback voltage pin for DCDC2. Connect to output capacitor.

Switch pin for DCDC2. Connect to inductor.

IN_DCDC2

Input supply pin for DCDC2.

Push-button monitor input. Typically connected to a momentary switch to ground (active low). See

Section 5.4.1 for details.

nINT

Interrupt output (active low, open drain). Pin is pulled low if an interrupt bit is set. The pin returns to Hi-Z state

after the bit causing the interrupt has been read. Interrupts can be masked.

PWR_EN

Power enable input for DCDC1-4, LDO1 and load switches. See Section 5.4.1 for details.

FB1

Feedback voltage pin for DCDC1. Connect to output capacitor.

Switch pin for DCDC1. Connect to inductor.

TPS6521825 Folha de dados(PDF) 6 Page - Texas Instruments

TPS6521825 Folha de dados(HTML) 6 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Folha de dados Download

Ligação URL