| Os motores de busca de Datasheet de Componentes eletrônicos |
|
ADP1055ACPZ-R7 Folha de dados(PDF) 30 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADP1055ACPZ-R7 Folha de dados(HTML) 30 Page - Analog Devices |
|
30 / 140 page ![]() ADP1055 Data Sheet Rev. A | Page 30 of 140 Figure 41. Logical Functions Available Using PGOOD1 (LOGIC) PGOOD2 Various flags can be programmed into PGOOD1 and PGOOD2 using Register 0xFE44 and Register 0xFE45. When coupled with the GPIOs, these flags can be used to trigger signals to provide external logic functions by means of discrete circuits. For example, in Figure 42, the overtemperature flag or the VIN_UV flag can set PGOOD2. This feature is useful for signaling the power chain downstream so that any appropriate action can be taken. A delay (debounce) can be added to the PGOODx signals using Register 0xFE43. Figure 42. Signals Routed into PGOOD1 and PGOOD2 In addition to triggering the GPIOs, the PGOOD1_FAULT and PGOOD2_FAULT flags are set in Register 0xFE93[6] (FAULT_UNKNOWN[6]) and Register 0xFE93[7] (FAULT_ UNKNOWN[7]) (where 0 means no fault). The same debounce applies to the flags. The POWER_GOOD_ON register (Register 0x5E) sets the voltage that the output voltage must exceed before POWER_GOOD can be set. Similarly, the output voltage must fall below the POWER_GOOD_OFF threshold (set in Register 0x5F) for POWER_GOOD to be reset. Figure 43. POWER_GOOD Flag Tripped by VOUT Note that the PMBus signal POWER_GOOD cannot be brought out to the GPIOx pins, but it can be brought out to the SMBALRT pin. The PMBus signal POWER_GOOD is accessible through STATUS_WORD (Register 0x79[11]). POWER_GOOD is asserted (0 means power is good) only if all of the following conditions are met: VOUT has exceeded POWER_GOOD_ON. VOUT has not fallen below POWER_GOOD_OFF. PGOOD1_FAULT is not set. PGOOD2_FAULT is not set. UVP is not associated with this flag; however, the PGOOD1_ FAULT and PGOOD2_FAULT flags can be programmed to select UVP (VOUT_UV_FAULT). There is no debounce for POWER_GOOD. Figure 44. POWER_GOOD Signal Path VOUT NOMINAL VOUT_UV POWER_GOOD PSON TIME POWER_GOOD_ON VOUT_UTHD SET AND RESET LOGIC VOUT RESET POWER_GOOD_OFF VOUT_LTHD SET PGOOD1_FAULT POWER_GOOD PGOOD2_FAULT OFF |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |