Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

ADIN1300BCPZ-R7 Folha de dados(PDF) 31 Page - Analog Devices

Nome de Peças ADIN1300BCPZ-R7
Descrição Electrónicos  Robust, Industrial, Low Latency and Low Power 10 Mbps
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  AD [Analog Devices]
Página de início  http://www.analog.com
Logo AD - Analog Devices

ADIN1300BCPZ-R7 Folha de dados(HTML) 31 Page - Analog Devices

Back Button ADIN1300BCPZ-R7 Datasheet HTML 27Page - Analog Devices ADIN1300BCPZ-R7 Datasheet HTML 28Page - Analog Devices ADIN1300BCPZ-R7 Datasheet HTML 29Page - Analog Devices ADIN1300BCPZ-R7 Datasheet HTML 30Page - Analog Devices ADIN1300BCPZ-R7 Datasheet HTML 31Page - Analog Devices ADIN1300BCPZ-R7 Datasheet HTML 32Page - Analog Devices ADIN1300BCPZ-R7 Datasheet HTML 33Page - Analog Devices ADIN1300BCPZ-R7 Datasheet HTML 34Page - Analog Devices ADIN1300BCPZ-R7 Datasheet HTML 35Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 79 page
background image
Data Sheet
ADIN1300
Rev. 0 | Page 31 of 79
FRAME GENERATOR AND CHECKER
The ADIN1300 can be configured to generate frames and to check
received frames (see Figure 28). The frame generator and checker
can be used independently to just generate frames or just check
frames or can be used together to simultaneously generate frames
and check frames. If frames are looped back at the remote end,
the frame checker can be used to check frames generated by the
ADIN1300.
When the frame generator is enabled, the source of data for the
PHY comes from the frame generator and not the MAC interface.
To use the frame generator, the diagnostic clock must also be
enabled (DIAG_CLK_EN bit, PHY_CTRL_1 register,
Address 0x0012).
The frame generator control registers configure the type of
frames to be sent (random data, all 1s), the frame length, and
the number of frames to be generated. The generation of the
requested frames starts by enabling the frame generator (set the
FG_EN bit, Address 0x9415). When the generation of the
frames is completed, the frame generator done bit is set
(FG_DONE bit, Address 0x941E).
The frame checker is enabled using the frame checker enable bit
(FC_EN bit, Address 0x9403). The frame checker can be
configured to check and analyze received frames from either the
MAC interface or the PHY, which is configured using the frame
checker transmit select bit (FC_TX_SEL bit, Address 0x9407).
The frame checker reports the number of frames received, cyclic
redundancy check (CRC) errors, and various other frame
errors. The frame checker frame counter register and frame
checker error counter register count these events.
The frame checker counts the number of CRC errors and these
are reported in the receive error counter register (RX_ERR_CNT
register, Address 0x0014). To ensure synchronization between
the frame checker error counter and frame checker frame
counters, all of the counters are latched when the receive error
counter register is read. Therefore, when using the frame checker,
read the receive error counter first, and then read all other
frame counters and error counters. A latched copy of the receive
frame counter register is available in the FC_FRM_CNT_H
register and FC_FRM_CNT_L register (Address 0x940A and
Address 0x940B, respectively).
In addition to CRC errors, the frame checker counts frame length
errors, frame alignment errors, symbol errors, oversized frame
errors, and undersized frame errors. In addition to the received
frames, the frame checker counts frames with an odd number of
nibbles in the frame in 100BASE-TX mode or 10BASE-Te
mode, and counts frames with an odd number of nibbles in the
preamble in 100BASE-TX mode. The frame checker also counts
frames with a noninteger number of nibbles in 10BASE-Te
mode and the number of false carrier events, which is a count of
the number of times the bad start of stream delimiter (SSD)
state is entered.
Frame Generator and Checker used with Remote
Loopback with Two PHYs
Using two PHY devices, the user can configure a convenient self
contained validation of the PHY to PHY connection. Figure 29
shows an overview of how each PHY is configured. An external
Ethernet cable is connected between both devices, and PHY1 is
generating frames using the frame generator. PHY2 has remote
loopback enabled on the MAC side. The frames issued by PHY1
are sent through the cable, through the PHY2 signal chain
returned by PHY2 remote loopback, back again through the
Ethernet cable, and checked by the PHY1 frame checker.
PHY 1
PHY 2
RJ45
FRAME
CHECKER
FRAME
GENERATOR
EXTERNAL
CABLE
LOOPBACK
MAGNETICS
MAC
INTERFACE
PHY
AFE
PHY
DIGITAL
RJ45
FRAME
CHECKER
MAGNETICS
MAC
INTERFACE
PHY
AFE
PHY
DIGITAL
Figure 29. Remote Loopback used across Two PHYs for Self Check Purposes



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com