| Os motores de busca de Datasheet de Componentes eletrônicos |
|
MC9328MXL Folha de dados(PDF) 20 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MC9328MXL Folha de dados(HTML) 20 Page - Freescale Semiconductor, Inc |
|
20 / 84 page ![]() MC9328MXL Advance Information, Rev. 5 20 Freescale Semiconductor Specifications Table 12. EIM Bus Timing Parameter Table Ref No. Parameter 1.8V ± 0.10V 3.0V ± 0.30V Unit Min Typical Max Min Typical Max 1a Clock fall to address valid 2.48 3.31 9.11 2.4 3.2 8.8 ns 1b Clock fall to address invalid 1.55 2.48 5.69 1.5 2.4 5.5 ns 2a Clock fall to chip-select valid 2.69 3.31 7.87 2.6 3.2 7.6 ns 2b Clock fall to chip-select invalid 1.55 2.48 6.31 1.5 2.4 6.1 ns 3a Clock fall to Read (Write) Valid 1.35 2.79 6.52 1.3 2.7 6.3 ns 3b Clock fall to Read (Write) Invalid 1.86 2.59 6.11 1.8 2.5 5.9 ns 4a Clock1 rise to Output Enable Valid 1. Clock refers to the system clock signal, HCLK, generated from the System PLL 2.32 2.62 6.85 2.3 2.6 6.8 ns 4b Clock1 rise to Output Enable Invalid 2.11 2.52 6.55 2.1 2.5 6.5 ns 4c Clock1 fall to Output Enable Valid 2.38 2.69 7.04 2.3 2.6 6.8 ns 4d Clock1 fall to Output Enable Invalid 2.17 2.59 6.73 2.1 2.5 6.5 ns 5a Clock1 rise to Enable Bytes Valid 1.91 2.52 5.54 1.9 2.5 5.5 ns 5b Clock1 rise to Enable Bytes Invalid 1.81 2.42 5.24 1.8 2.4 5.2 ns 5c Clock1 fall to Enable Bytes Valid 1.97 2.59 5.69 1.9 2.5 5.5 ns 5d Clock1 fall to Enable Bytes Invalid 1.76 2.48 5.38 1.7 2.4 5.2 ns 6a Clock1 fall to Load Burst Address Valid 2.07 2.79 6.73 2.0 2.7 6.5 ns 6b Clock1 fall to Load Burst Address Invalid 1.97 2.79 6.83 1.9 2.7 6.6 ns 6c Clock1 rise to Load Burst Address Invalid 1.91 2.62 6.45 1.9 2.6 6.4 ns 7a Clock1 rise to Burst Clock rise 1.61 2.62 5.64 1.6 2.6 5.6 ns 7b Clock1rise to Burst Clock fall 1.61 2.62 5.84 1.6 2.6 5.8 ns 7c Clock1 fall to Burst Clock rise 1.55 2.48 5.59 1.5 2.4 5.4 ns 7d Clock1 fall to Burst Clock fall 1.55 2.59 5.80 1.5 2.5 5.6 ns 8a Read Data setup time 5.54 – – 5.5 – – ns 8b Read Data hold time 0 – – 0 – – ns 9a Clock1 rise to Write Data Valid 1.81 2.72 6.85 1.8 2.7 6.8 ns 9b Clock1 fall to Write Data Invalid 1.45 2.48 5.69 1.4 2.4 5.5 ns 9c Clock1 rise to Write Data Invalid 1.63 – – 1.62 – – ns 10a DTACK setup time 2.52 – – 2.5 – – ns |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |