| Os motores de busca de Datasheet de Componentes eletrônicos |
|
MC9328MXL Folha de dados(PDF) 56 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MC9328MXL Folha de dados(HTML) 56 Page - Freescale Semiconductor, Inc |
|
56 / 84 page ![]() MC9328MXL Advance Information, Rev. 5 56 Freescale Semiconductor Specifications 3.12.2 SDIO-IRQ and ReadWait Service Handling In SDIO, there is a 1-bit or 4-bit interrupt response from the SDIO peripheral card. In 1-bit mode, the interrupt response is simply that the SD_DAT[1] line is held low. The SD_DAT[1] line is not used as data in this mode. The memory controller generates an interrupt according to this low and the system interrupt continues until the source is removed (SD_DAT[1] returns to its high level). In 4-bit mode, the interrupt is less simple. The interrupt triggers at a particular period called the "Interrupt Period" during the data access, and the controller must sample SD_DAT[1] during this short period to determine the IRQ status of the attached card. The interrupt period only happens at the boundary of each block (512 bytes). Table 20. Timing Values for Figure 39 through Figure 43 Parameter Symbol Minimum Maximum Unit Parameter MMC/SD bus clock, CLK (All values are referred to minimum (VIH) and maximum (VIL) MMC/SD bus clock, CLK (All values are referred to minimum (VIH) and maximum (VIL) Command response cycle NCR 2 64 Clock cycles Command response cycle Identification response cycle NID 5 5 Clock cycles Identification response cycle Access time delay cycle NAC 2 TAAC + NSAC Clock cycles Access time delay cycle Command read cycle NRC 8 – Clock cycles Command read cycle Command-command cycle NCC 8 – Clock cycles Command-command cycle Command write cycle NWR 2 – Clock cycles Command write cycle Stop transmission cycle NST 2 2 Clock cycles Stop transmission cycle TAAC: Data read access time -1 defined in CSD register bit[119:112] NSAC: Data read access time -2 in CLK cycles (NSAC·100) defined in CSD register bit[111:104] TAAC: Data read access time -1 defined in CSD register bit[119:112] NSAC: Data read access time -2 in CLK cycles (NSAC·100) defined in CSD register bit[111:104] |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |