Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

MC9328MXL Folha de dados(PDF) 47 Page - Freescale Semiconductor, Inc

Nome de Peças MC9328MXL
Descrição Electrónicos  i.MX Integrated Portable System Processor
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  FREESCALE [Freescale Semiconductor, Inc]
Página de início  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MC9328MXL Folha de dados(HTML) 47 Page - Freescale Semiconductor, Inc

Back Button MC9328MXL Datasheet HTML 43Page - Freescale Semiconductor, Inc MC9328MXL Datasheet HTML 44Page - Freescale Semiconductor, Inc MC9328MXL Datasheet HTML 45Page - Freescale Semiconductor, Inc MC9328MXL Datasheet HTML 46Page - Freescale Semiconductor, Inc MC9328MXL Datasheet HTML 47Page - Freescale Semiconductor, Inc MC9328MXL Datasheet HTML 48Page - Freescale Semiconductor, Inc MC9328MXL Datasheet HTML 49Page - Freescale Semiconductor, Inc MC9328MXL Datasheet HTML 50Page - Freescale Semiconductor, Inc MC9328MXL Datasheet HTML 51Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 84 page
background image
Specifications
MC9328MXL Advance Information, Rev. 5
Freescale Semiconductor
47
Figure 35. Slave SPI Timing Diagram FIFO Advanced by SS Rising Edge
3.11 LCD Controller
This section includes timing diagrams for the LCD controller. For detailed timing diagrams of the LCD
controller with various display configurations, refer to the LCD controller chapter of the MC9328MXL
Reference Manual.
Figure 36. SCLK to LD Timing Diagram
Table 15. Timing Parameter Table for Figure 31 through Figure 35
Ref
No.
Parameter
1.8V ± 0.10V
3.0V ± 0.30V
Unit
Minimum
Maximum
Minimum
Maximum
1
SPI_RDY to SS output low
2T 1
1.
T = CSPI system clock period (PERCLK2).
2T1
–ns
2SS output low to first SCLK
edge
3 • Tsclk 2
2.
Tsclk = Period of SCLK.
3 • Tsclk2
–ns
3
Last SCLK edge to SS output
high
2 • Tsclk
2 • Tsclk
ns
4SS output high to SPI_RDY
low
0–
0–
ns
5SS output pulse width
Tsclk +
WAIT 3
3.
WAIT = Number of bit clocks (SCLK) or 32.768 kHz clocks per Sample Period Control Register.
Tsclk +
WAIT3
–ns
6SS input low to first SCLK
edge
T–T–
ns
7SS input pulse width
T
T
ns
6
7
SS (input)
SCLK, MOSI, MISO
1
LSCLK
LD[15:0]



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com