AD9775 datasheet(46/56 Pages) AD

46 / 56 page

AD9775

Rev. E | Page 46 of 56

SIGNAL GENERATOR

CLK+/CLK–

DATACLK

LECROY

PULSE

GENERATOR

TRIG

INP

AWG2021

DG2020

INPUT CLOCK

DAC1, DB13–DB0

AD9775

DAC2, DB13–DB0

40-PIN RIBBON CABLE

JUMPER CONFIGURATION FOR TWO-PORT MODE PLL OFF

JP1 –

JP2 –

JP3 –

JP5 –

JP6 –

JP12 –

JP24 –

JP25 –

JP26 –

JP27 –

JP31 –

JP32 –

JP33 –

SOLDERED/IN

UNSOLDERED/OUT

NOTES

1. TO USE PECL CLOCK DRIVER, SOLDER JP41 AND JP42 AND REMOVE TRANSFORMER T1.

2. IN TWO-PORT MODE, IF DATACLK/PLL_LOCK IS PROGRAMMED TO OUTPUT PIN 8, JP25

AND JP39 SHOULD BE SOLDERED. IF DATACLK/PLL_LOCK IS PROGRAMMED TO OUTPUT

PIN 53, JP46 AND JP47 SHOULD BE SOLDERED. SEE THE TWO-PORT DATA INPUT MODE

FOR MORE INFORMATION.

Figure 103. Test Configuration for AD9775 in Two-Port Mode with PLL Disabled, DAC Output Data Rate = Signal Generator Frequency,

DATACLK = Signal Generator Frequency/Interpolation Rate

SIGNAL GENERATOR

CLK+/CLK–

ONEPORTCLK

LECROY

PULSE

GENERATOR

TRIG

INP

AWG2021

DG2020

INPUT CLOCK

DAC1, DB13–DB0

AD9775

DAC2, DB13–DB0

JUMPER CONFIGURATION FOR ONE-PORT MODE PLL OFF

JP1 –

JP2 –

JP3 –

JP5 –

JP6 –

JP12 –

JP24 –

JP25 –

JP26 –

JP27 –

JP31 –

JP32 –

JP33 –

SOLDERED/IN

UNSOLDERED/OUT

NOTES

1. TO USE PECL CLOCK DRIVER, SOLDER JP41 AND JP42 AND REMOVE TRANSFORMER T1.

Figure 104. Test Configuration for AD9775 in One-Port Mode with PLL Disabled, DAC Output Data Rate = Signal Generator Frequency,

ONEPORTCLK = Interleaved Input Data Rate = 2× Signal Generator Frequency/Interpolation Rate

AD9775 Folha de dados(PDF) 46 Page - Analog Devices

AD9775 Folha de dados(HTML) 46 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Folha de dados Download

Ligação URL