HD6433636SW datasheet(115/418 Pages) RENESAS

115 / 418 page

101

5.6

Subactive Mode

5.6.1

Transition to Subactive Mode

Subactive mode is entered from watch mode if a timer A, IRQ

0, or WKP0 to WKP7 interrupt is

requested while the LSON bit in SYSCR1 is set to 1. From subsleep mode, subactive mode is

entered if a timer A, timer G, IRQ

0 to IRQ4, or WKP0 to WKP7 interrupt is requested. A transition

to subactive mode does not take place if the I bit of CCR is set to 1 or the particular interrupt is

disabled in the interrupt enable register.

The contents of SCI3, DTMF generator registers are reset.

5.6.2

Clearing Subactive Mode

Subactive mode is cleared by a SLEEP instruction or by a low input at the

RES pin.

Clearing by SLEEP Instruction: If a SLEEP instruction is executed while the SSBY bit in

SYSCR1 is set to 1 and bit TMA3 in TMA is set to 1, subactive mode is cleared and watch mode

is entered. If a SLEEP instruction is executed while SSBY = 0 and LSON = 1 in SYSCR1 and

TMA3 = 1 in TMA, subsleep mode is entered. Direct transfer to active mode is also possible; see

5.8, Direct Transfer, below.

Clearing by

RES Pin: Clearing by RES pin is the same as for standby mode; see 5.3.2, Clearing

Standby Mode.

5.6.3

Operating Frequency in Subactive Mode

The operating frequency in subactive mode is set in bits SA1 and SA0 in SYSCR2. The choices

are ø

W/2, øW/4, and øW/8.

HD6433636SW Folha de dados(PDF) 115 Page - Renesas Technology Corp