HD6433636SW datasheet(230/418 Pages) RENESAS

230 / 418 page

216

Bit 3—Clock Source Select 3 (CKS3): Bit 3 selects the clock source and sets pin SCK

1 as an

input or output pin.

Bit 3: CKS3

Description

Clock source is prescaler S, and pin SCK

1 is output pin

(initial value)

Clock source is external clock, and pin SCK

1 is input pin

Bits 2 to 0—Clock Select 2 to 0 (CKS2 to CKS 0): When CKS3 = 0, bits 2 to 0 select the

prescaler division ratio and the serial clock cycle.

Serial Clock Cycle

Bit 2: CKS2

Bit 1: CKS1

Bit 0: CKS0

Prescaler Division

ø = 5 MHz

ø = 2.5 MHz

ø/1024 (initial value)

204.8

µs

409.6

µs

ø/256

51.2

µs

102.4

µs

ø/64

12.8

µs

25.6

µs

ø/32

6.4

µs

12.8

µs

ø/16

3.2

µs

6.4

µs

ø/8

1.6

µs

3.2

µs

ø/4

0.8

µs

1.6

µs

ø/2

—

0.8

µs

Serial Control/Status Register 1 (SCSR1)

Bit

76543210

—

SOL

ORER

————

STF

Initial value

10011100

Read/Write

—

R/W

R/(W)*

———

R/W

Note: * Only a write of 0 for flag clearing is possible.

SCSR1 is an 8-bit read/write register indicating operation status and error status.

Upon reset, SCSR1 is initialized to H'9C.

Do not read or write to SCSR1 during a transfer operation, as this will cause erroneous operation.

Bit 7—Reserved Bit: Bit 7 is reserved; it is always read as 1, and cannot be modified.

HD6433636SW Folha de dados(PDF) 230 Page - Renesas Technology Corp

HD6433636SW Folha de dados(HTML) 230 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Folha de dados Download

Ligação URL