| Os motores de busca de Datasheet de Componentes eletrônicos |
|
HD6433636SW Folha de dados(PDF) 212 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD6433636SW Folha de dados(HTML) 212 Page - Renesas Technology Corp |
|
212 / 418 page ![]() 198 9.4.6 Sample Timer G Application The absolute values of the high and low widths of the input capture signal can be measured by using timer G. The CCLR1 and CCLR0 bits of TMG should be set to 1. Figure 9.14 shows an example of this operation. Input capture signal H'FF Input capture register GF Input capture register GR H'00 Counter cleared TCG Figure 9.14 Sample Timer G Application 9.5 Timer Y 9.5.1 Overview Timer Y is a 16-bit up-counter which is incremented by an input clock. Timer Y has two functions: an interval function and an auto-reload function. Features: Features of timer Y are given below: • Choice of eight clocks The clock can be selected from seven internal clocks (ø/8192, ø/2048, ø/512, ø/256, ø/64, ø/16, and ø/4) and an external clock (external event count capability) • An interrupt is requested when the counter overflows |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |