ADIN1101CCPZ-R7 datasheet(61/79 Pages) AD

61 / 79 page

Data Sheet

ADIN1101

analog.com

Rev. A | 61 of 79

The effect of this register is superseded by the AN_EN bit, which enables the autonegotiation process. If autonegotiation is disabled (AN_EN =

0) and AN_FRC_MODE_EN = 1, forced mode is enabled.

Table 89. Bit Descriptions for AN_FRC_MODE_EN

Bits

Bit Name

Description

Reset

Access

[15:1]

RESERVED

Reserved.

0x0

AN_FRC_MODE_EN

Autonegotiation Forced Mode. Enables forced mode functionality.

0x0

R/W

Extra Autonegotiation Status Register

Device Address: 0x07; Register Address: 0x8001, Reset: 0x0000, Name: AN_STATUS_EXTRA

This register is provided in addition to AN_STATUS.

Table 90. Bit Descriptions for AN_STATUS_EXTRA

Bits

Bit Name

Description

Reset

Access

[15:11]

RESERVED

Reserved.

0x0

AN_LP_NP_RX

Next Page Request Received from Link Partner.

0x0

R LH

AN_INC_LINK

Incompatible Link Indication. This corresponds to the incompatible link state of IEEE

Standard 802.3 Subclause 98.5.1. Its value is set by the priority resolution function run on

entering the autonegotiation good check state.

0x0

[8:7]

AN_TX_LVL_RSLTN

Autonegotiation Transmit Level Result. Transmit level high/low resolution result, determined

as per IEEE Standard 802.3cg Subclause 146.6.4. This is encoded as follows:

0x0

0: not run.

2: success, low transmit levels (1.0 V p-p) selected.

3: success, high transmit levels (2.4 V p-p) selected.

[6:5]

AN_MS_CONFIG_RSLTN

Leader/Follower Resolution Result. Determined as per leader/follower configuration of IEEE

Standard 802.3. This is encoded as follows:

0x0

0: not run.

1: configuration fault.

2: success, PHY is configured as follower.

3: success, PHY is configured as leader.

[4:1]

AN_HCD_TECH

Highest Common Denominator (HCD) PHY Technology. As selected by the priority

resolution function of IEEE Standard 802.3 Subclause 98.2.4.2. Consider all values that

are not shown to be reserved.

0x0

0: null (not run).

1: 10BASE-T1L.

AN_LINK_GOOD

Autonegotiation Complete Indication. This corresponds to the autonegotiation link good

state of IEEE Standard 802.3 Subclause 98.5.1. This signal indicates completion of the

autonegotiation transmission, and that the enabled PHY technology is either bringing up its

link, or that it has brought up its link. See also AN_COMPLETE, which is similar, but also

indicates that PHY link is up.

0x0

PHY Instantaneous Status Register

Device Address: 0x07; Register Address: 0x8030, Reset: 0x0010, Name: AN_PHY_INST_STATUS

This register address provides access to instantaneous status indications. These values are not latched, and the set of indications returned by

this register is a consistent set, that is, a set of values in effect at the time the register address is read.

Table 91. Bit Descriptions for AN_PHY_INST_STATUS

Bits

Bit Name

Description

Reset

Access

[15:5]

RESERVED

Reserved.

0x0

ADIN1101CCPZ-R7 Folha de dados(PDF) 61 Page - Analog Devices

ADIN1101CCPZ-R7 Folha de dados(HTML) 61 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

Folha de dados Download

Ligação URL