ADIN1101CCPZ-R7 datasheet(50/79 Pages) AD

50 / 79 page

Data Sheet

ADIN1101

analog.com

Rev. A | 50 of 79

PMA/PMD Extended Abilities Register

Device Address: 0x01; Register Address: 0x000B, Reset: 0x0800, Name: PMA_PMD_EXT_ABILITY

PMA/PMD extended abilities.

Table 56. Bit Descriptions for PMA_PMD_EXT_ABILITY

Bits

Bit Name

Description

Reset

Access

[15:12]

RESERVED

Reserved.

0x0

PMA_PMD_BT1_ABLE

PHY Supports BASE-T1. Indicates that the PHY supports BASE-T1 extended abilities as listed

in PMA_PMD_BT1_ABILITY.

0x1

[10:0]

RESERVED

Reserved.

0x0

BASE-T1 PMA/PMD Extended Ability Register

Device Address: 0x01; Register Address: 0x0012, Reset: 0x0004, Name: PMA_PMD_BT1_ABILITY

This address corresponds to the BASE-T1 PMA/PMD extended ability register specified in Subclause 45.2.1.16 of Standard 802.3. This register

is read only and writes have no effect.

Table 57. Bit Descriptions for PMA_PMD_BT1_ABILITY

Bits

Bit Name

Description

Reset

Access

[15:4]

RESERVED

Reserved.

0x0

B10S_ABILITY

10BASE-T1S Ability. This bit always reads as 0 because the PMA/PMD does not support 10BASE-T1S.

0x0

B10L_ABILITY

10BASE-T1L Ability. This bit always reads as 1 because the PMA/PMD supports 10BASE-T1L.

0x1

B1000_ABILITY

1000BASE-T1 Ability. This bit always reads as 0 because the PMA/PMD does not support 1000BASE-T1.

0x0

B100_ABILITY

100BASE-T1 Ability. This bit always reads as 0 because the PMA/PMD does not support 100BASE-T1.

0x0

BASE-T1 PMA/PMD Control Register

Device Address: 0x01; Register Address: 0x0834, Reset: 0x8002, Name: PMA_PMD_BT1_CONTROL

This address corresponds to the BASE-T1 PMA/PMD control register specified in Subclause 45.2.1.185 of Standard 802.3.

Table 58. Bit Descriptions for PMA_PMD_BT1_CONTROL

Bits

Bit Name

Description

Reset

Access

RESERVED

Reserved.

0x1

CFG_MST

Leader and Follower Configuration. CFG_MST is used only when autonegotiation is disabled. Otherwise,

this value is determined by the autonegotiation process itself. When this bit is set as 1, the part is configured

as a leader. Otherwise, the device is configured as a follower.

0x0

R/W

[13:4]

RESERVED

Reserved.

0x0

[3:0]

BT1_TYPE_SEL

BASE-T1 Type Selection. See IEEE Standard 802.3 for the following control register bit definitions (where X

means don't care):

0x2

R/W

1XXX: reserved.

01XX: reserved.

0011: 10BASE-T1S.

0010: 10BASE-T1L.

0001: 1000BASE-T1

0000: 100BASE-T1

BT1_TYPE_SEL is used only when autonegotiation is disabled and forced link configuration mode is

enabled. If autonegotiation is enabled, the PHY type is determined by the autonegotiation process itself.

Note that for the ADIN1101, the only valid value here is for 10BASE-T1L.

ADIN1101CCPZ-R7 Folha de dados(PDF) 50 Page - Analog Devices

ADIN1101CCPZ-R7 Folha de dados(HTML) 50 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

Folha de dados Download

Ligação URL