| Os motores de busca de Datasheet de Componentes eletrônicos |
|
MPC8360CVVALFHA Folha de dados(PDF) 62 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8360CVVALFHA Folha de dados(HTML) 62 Page - Freescale Semiconductor, Inc |
|
62 / 102 page ![]() MPC8360E/MPC8358E PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications, Rev. 5 62 Freescale Semiconductor USB DC Electrical Characteristics 19 USB This section provides the AC and DC electrical specifications for the USB interface of the MPC8360E/58E. 19.1 USB DC Electrical Characteristics This table provides the DC electrical characteristics for the USB interface. 19.2 USB AC Electrical Specifications This table describes the general timing parameters of the USB interface of the device. This figure provide the AC test load for the USB. Figure 52. USB AC Test Load Table 64. USB DC Electrical Characteristics Parameter Symbol Min Max Unit High-level input voltage VIH 2OVDD + 0.3 V Low-level input voltage VIL –0.3 0.8 V High-level output voltage, IOH = –100 μAVOH OVDD – 0.4 — V Low-level output voltage, IOL = 100 μAVOL —0.2 V Input current IIN —±10 μA Table 65. USB General Timing Parameters Parameter Symbol1 Min Max Unit Notes Note USB clock cycle time tUSCK 20.83 — ns Full speed 48 MHz — USB clock cycle time tUSCK 166.67 — ns Low speed 6 MHz — Skew between TXP and TXN tUSTSPN —5 ns — 2 Skew among RXP, RXN, and RXD tUSRSPND — 10 ns Full speed transitions 2 Skew among RXP, RXN, and RXD tUSRPND — 100 ns Low speed transitions 2 Notes: 1. The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(state)(signal) for receive signals and t(first two letters of functional block)(state)(signal) for transmit signals. For example, tUSRSPND symbolizes USB timing (US) for the USB receive signals skew (RS) among RXP, RXN, and RXD (PND). Also, tUSTSPN symbolizes USB timing (US) for the USB transmit signals skew (TS) between TXP and TXN (PN). 2. Skew measurements are done at OVDD/2 of the rising or falling edge of the signals. Output Z0 = 50 Ω OVDD/2 RL = 50 Ω |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |