| Os motores de busca de Datasheet de Componentes eletrônicos |
|
DSPIC30F6010 Folha de dados(PDF) 73 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
DSPIC30F6010 Folha de dados(HTML) 73 Page - Microchip Technology |
|
73 / 222 page ![]() © 2006 Microchip Technology Inc. DS70119E-page 71 dsPIC30F6010 12.0 INPUT CAPTURE MODULE This section describes the Input Capture module and associated operational modes. The features provided by this module are useful in applications requiring Frequency (Period) and Pulse measurement. Figure 12-1 depicts a block diagram of the Input Capture module. Input capture is useful for such modes as: • Frequency/Period/Pulse Measurements • Additional sources of External Interrupts The key operational features of the Input Capture module are: • Simple Capture Event mode • Timer2 and Timer3 mode selection • Interrupt on input capture event These operating modes are determined by setting the appropriate bits in the ICxCON register (where x = 1,2,...,N). The dsPIC30F6010 device has 8 capture channels. 12.1 Simple Capture Event Mode The simple capture events in the dsPIC30F product family are: • Capture every falling edge • Capture every rising edge • Capture every 4th rising edge • Capture every 16th rising edge • Capture every rising and falling edge These simple Input Capture modes are configured by setting the appropriate bits ICM<2:0> (ICxCON<2:0>). 12.1.1 CAPTURE PRESCALER There are four input capture prescaler settings, speci- fied by bits ICM<2:0> (ICxCON<2:0>). Whenever the capture channel is turned off, the prescaler counter will be cleared. In addition, any Reset will clear the prescaler counter. FIGURE 12-1: INPUT CAPTURE MODE BLOCK DIAGRAM Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the “dsPIC30F Family Reference Manual” (DS70046). ICxBUF Prescaler ICx ICM<2:0> Mode Select 3 Note: Where ‘x’ is shown, reference is made to the registers or bits associated to the respective input capture channels 1 through N. 10 Set Flag Pin ICxIF ICTMR T2_CNT T3_CNT Edge Detection Logic Clock Synchronizer 1, 4, 16 From General Purpose Timer Module 16 16 FIFO R/W Logic ICI<1:0> ICBNE, ICOV ICxCON Interrupt Logic Set Flag ICxIF Data Bus |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |