MCP47FXB2XT-EST datasheet(23/124 Pages) MICROCHIP

Nome de Peças	MCP47FXB2XT-EST

Descrição Electrónicos	8/10/12-Bit Quad/Octal Voltage Output, 6 LSb INL Digital-to-Analog Converters with I짼C Interface

PDF	124 Pages

Scroll/Zoom	100%

Fabricante Electrônico	MICROCHIP [Microchip Technology]

Página de início	http://www.microchip.com

Logo

23 / 124 page

 2020 Microchip Technology Inc.

DS20006368A-page 23

MCP47FXBX4/8

Timing Table Notes:

Within 1/2 LSb of final value when code changes from 1/4 to 3/4 of FSR. (Example: 400h to C00h in 12- bit device).

Not Tested. This parameter is ensured by characterization.

The transition of the LAT signal between 10 ns before the rising edge (Spec 94) and 250 ns after the rising edge

(Spec 95) of the SCL signal is indeterminate whether the change in VOUT is delayed or not.

Use Cb in pF for the calculations.

A master transmitter must provide a delay to ensure that the difference between SDA and SCL fall times does

not unintentionally create a Start or Stop condition.

A Fast mode (400 kHz) I2C bus device can be used in a standard mode (100 kHz) I2C bus system, but the

requirement tSU;DAT  250 ns must then be met. This will automatically be the case if the device does not stretch

the Low period of the SCL signal. If such a device does stretch the Low period of the SCL signal, it must output

the next data bit to the SDA line, TR max. + tSU;DAT = 1000 + 250 = 1250 ns (according to the standard mode I2C

bus specification) before the SCL line is released.

As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (mini-

mum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

Ensured by the TAA 3.4 MHz specification test.

MCP47FXB2XT-EST Folha de dados(PDF) 23 Page - Microchip Technology