MCP47FXB2XT-EST datasheet(22/124 Pages) MICROCHIP

22 / 124 page

MCP47FXBX4/8

DS20006368A-page 22

 2020 Microchip Technology Inc.

I2C BUS REQUIREMENTS (SLAVE MODE) (CONTINUED)

I2C AC Characteristics

Standard Operating Conditions (unless otherwise specified)

Operating Temperature: -40

C  T

A  +125C (Extended)

The operating voltage range is described in DC Characteristics.

Param.

No.

Sym.

Characteristic

Min.

Max.

Units

Conditions

103A(2)

TFSCL

SCL Fall Time

100 kHz mode

—

300

Cb is specified to be from

10 to 400 pF

(100 pF maximum for

3.4 MHz mode)(4)

400 kHz mode

20 + 0.1Cb

300

1.7 MHz mode

3.4 MHz mode

103B(2)

TFSDA

SDA Fall Time

100 kHz mode

—

300

Cb is specified to be from

10 to 400 pF

(100 pF maximum for

3.4 MHz mode)(4)

400 kHz mode

20 + 0.1Cb

300

1.7 MHz mode

160

3.4 MHz mode

106

THD:DAT Data Input Hold

Time

100 kHz mode

—

1.8V-5.5V(2, 5)

400 kHz mode

—

2.7V-5.5V(5)

1.7 MHz mode

—

4.5V-5.5V(5)

3.4 MHz mode

—

4.5V-5.5V(5)

107

TSU:DAT Data Input

Setup Time

100 kHz mode

250

—

Note 2, Note 6

400 kHz mode

100

—

Note 6

1.7 MHz mode

—

3.4 MHz mode

—

109

TAA

Output Valid

from Clock

100 kHz mode

—

3450

Note 2, Note 7

400 kHz mode

—

900

Note 7

1.7 MHz mode

—

150

Cb = 100 pF(7, 8)

—310

Cb = 400 pF(2, 7)

3.4 MHz mode

—

150

Cb = 100 pF(7)

110

TBUF

Bus Free Time

100 kHz mode

4700

—

Time when the bus must

be free before a new

transmission can start(2)

400 kHz mode

1300

—

1.7 MHz mode

N.A.

—

3.4 MHz mode

N.A.

—

111

TSP

Input Filter

Spike

Suppression

(SDA and SCL)

100 kHz mode

—

NXP Spec states N.A.(2)

400 kHz mode

—

1.7 MHz mode

—

Spike suppression

3.4 MHz mode

—

Spike suppression

Note 2

Not Tested. This parameter is ensured by characterization.

Note 4

Use Cb in pF for the calculations.

Note 5

A master transmitter must provide a delay to ensure that the difference between SDA and SCL fall times

does not unintentionally create a Start or Stop condition.

Note 6

A Fast mode (400 kHz) I2C bus device can be used in a standard mode (100 kHz) I2C bus system, but the

requirement tSU;DAT  250 ns must then be met. This will automatically be the case if the device does not

stretch the Low period of the SCL signal. If such a device does stretch the Low period of the SCL signal, it

must output the next data bit to the SDA line, TR max. + tSU;DAT = 1000 + 250 = 1250 ns (according to the

standard mode I2C bus specification) before the SCL line is released.

Note 7

As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region

(minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

Note 8

Ensured by the TAA 3.4 MHz specification test.

MCP47FXB2XT-EST Folha de dados(PDF) 22 Page - Microchip Technology

MCP47FXB2XT-EST Folha de dados(HTML) 22 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Folha de dados Download

Ligação URL