| Os motores de busca de Datasheet de Componentes eletrônicos |
|
SIO1007 Folha de dados(PDF) 18 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
SIO1007 Folha de dados(HTML) 18 Page - Microchip Technology |
|
18 / 108 page ![]() SIO1007 DS00002020A-page 18 2005 - 2015 Microchip Technology Inc. 8.0 LPC PORTSWITCH The SIO1007 Portswitch Interface provides a hot-switchable Docking LPC interface available to an external Super I/O device contained within a docking station. The Docking LPC bus signals, when enabled, will be routed through low impedance ( 10), bi-directional switches contained in the SIO1007. The SIO1007 controls the enabling of the LPC docking interface. When the SIO1007 LPC Docking interface is enabled, the SIO1007 autonomously blocks all trusted LPC cycles while forwarding all standard LPC cycles to the LPC Docking interface. A switchable PCICLK is available to be supplied to an external devices contained within a docking station. The SIO1007 Docking PCICLK output is a low skewed switched version of the input. which, when enabled, is routed through low impedance ( 10), bi-directional switch contained in the SIO1007. The SIO1007 controls the enabling of the Docking PCICLK output. A switchable 14.318MHz clock is available to external devices contained within a docking station. The SIO1007 Docking 14.318MHz clock output is a buffered version of the input. The SIO1007 controls the enabling of the Docking 14MHz clock output. See Figure 8-1.for an illustration of a System level docking solution using the LPC PortSwitch Interface. 8.1 LPC PortSwitch Interface The signals to be switched in the LPC PortSwitch interface are shown in Table 8-1. All signals except SIO_14M and DSIO_14M are 3.3V only. SIO_14M and DSIO_14M are 5 Volt tolerant. FIGURE 8-1: DOCKING SOLUTION USING THE LPC PORTSWTICH INTERFACE LPC Host LPC Peripheral LPC Docking Switch Docking Connector System LPC Master Notebook Ports Dock Ports Notebook Docking Station Primary Super I/O Docking Super I/O Control Register LPC BUS (LAD{3:0], LFRAME#, LDRQ0#, LDRQ1#, SERIRQ, CLKRUN#, LRESET#) SWITCHED LPC BUS (DLAD[3:0], DLFRAME#, DLDRQ1#, DSERIRQ, DCLKRUN#) Clock Driver ENB 14Mhz 33MHz Switch 14MHz Buffer LPC_CLK_33 SIO_14M DLPC_CLK_33 DSIO_14M PCICLK |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |