Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

Preview PDF HTML

SIO1007 Folha de dados(PDF) 76 Page - Microchip Technology

Nome de Peças SIO1007
Descrição Electrónicos  LPC Super I/O LPC IrDA Hot Docking Chip with UART
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  MICROCHIP [Microchip Technology]
Página de início  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

SIO1007 Folha de dados(HTML) 76 Page - Microchip Technology

Back Button SIO1007 Datasheet HTML 72Page - Microchip Technology SIO1007 Datasheet HTML 73Page - Microchip Technology SIO1007 Datasheet HTML 74Page - Microchip Technology SIO1007 Datasheet HTML 75Page - Microchip Technology SIO1007 Datasheet HTML 76Page - Microchip Technology SIO1007 Datasheet HTML 77Page - Microchip Technology SIO1007 Datasheet HTML 78Page - Microchip Technology SIO1007 Datasheet HTML 79Page - Microchip Technology SIO1007 Datasheet HTML 80Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 76 / 108 page
background image
SIO1007
DS00002020A-page 76
 2005 - 2015 Microchip Technology Inc.
18.4.41
CR2A
CR2A can only be accessed in the configuration state and after the CSR has been initialized to 2AH. CR2A is used to
select the IRQ mapping (bits 0 - 3) for the IRQIN2 pin. The four bit IRQ encoding field is defined in Table 18-32 on
page 74. Any unselected IRQ output (registers CR28 - CR2A) is in tristate. Shared IRQs are not supported in the
SIO1007.
18.4.42
CR2B
CR2B can only be accessed in the configuration state and after the CSR has been initialized to 2BH. CR2B is used to
set the SCE (FIR) base address ADR[10:3].
The SCE (FIR) logical device base address is initialized using the base address bits located in two configuration regis-
ters: CR2B-low byte and CR1E-high byte. The SCE base address can be set to 8160 locations on 8-byte boundaries
from 0000H - FFF8H.
The SCE (FIR) base address bits A[2:0] are decoded as 000b. The SCE (FIR) block uses full 16-bit addressing decod-
ing. An address matching the SCE (FIR) base address bits A[15:3] is decoded using the specific address bits A[2:0] to
target registers in SCE (FIR).
When the SCE (FIR) logical device activate bit CR3A-bit0 is cleared to 0, no address decoding takes place for the SCE
(FIR) logical device.
TABLE 18-35: CR2A
IRQIN2
Type: R/W
Default: 0X00 ON VCC POR
BIT NO.
BIT NAME
DESCRIPTION
3:0
IRQIN2
Selects the IRQ for IRQIN2. (See Application Note in the Routable IRQ
Inputs Section 12.2.)
7:4
Reserved
Read Only. A read returns 0.
TABLE 18-36: CR2B
SCE (FIR) Base Address Register - Low Byte
Type: R/W
Default: 0X00 ON VCC POR
BIT NO.
BIT NAME
DESCRIPTION
0
ADR3
FIR Base Address bits for decoder.
1
ADR4
2
ADR5
3
ADR6
4
ADR7
5
ADR8
6
ADR9
7
ADR10



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com