HD64F2149YV datasheet(659/1075 Pages) RENESAS

Nome de Peças	HD64F2149YV

Descrição Electrónicos	Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series

PDF	1075 Pages

Scroll/Zoom	100%

Fabricante Electrônico	RENESAS [Renesas Technology Corp]

Página de início	http://www.renesas.com

Logo

659 / 1075 page

Section 18B Host Interface LPC Interface (LPC)

Rev. 3.00 Jan 18, 2006 page 631 of 1044

REJ09B0280-0300

SIRQCR0 Bit 2—SMI Interrupt Enable 2 (SMIE2): Enables or disables a SMI interrupt

request when OBF2 is set by an ODR2 write.

Bit 2

SMIE2

Description

SMI interrupt request by OBF2 and SMIE2 is disabled

(Initial value)

[Clearing conditions]

• Writing 0 to SMIE2

• LPC hardware reset, LPC software reset

• Clearing OBF2 to 0 (when IEDIR = 0)

[When IEDIR = 0]

SMI interrupt request by setting OBF2 to 1 is enabled

[When IEDIR = 1]

SMI interrupt is requested

[Setting condition]

• Writing 1 after reading SMIE2 = 0

SIRQCR1 Bit 3—HIRQ11 Interrupt Enable 2 (IRQ11E2): Enables or disables a HIRQ11

interrupt request when OBF2 is set by an ODR2 write.

Bit 3

IRQ11E2

Description

HIRQ11 interrupt request by OBF2 and IRQ11E2 is disabled

(Initial value)

[Clearing conditions]

• Writing 0 to IRQ11E2

• LPC hardware reset, LPC software reset

• Clearing OBF2 to 0 (when IEDIR = 0)

[When IEDIR = 0]

HIRQ11 interrupt request by setting OBF2 to 1 is enabled

[When IEDIR = 1]

HIRQ11 interrupt is requested

[Setting condition]

• Writing 1 after reading IRQ11E2 = 0

HD64F2149YV Folha de dados(PDF) 659 Page - Renesas Technology Corp