Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

HD64F2149YV Folha de dados(PDF) 652 Page - Renesas Technology Corp

Nome de Peças HD64F2149YV
Descrição Electrónicos  Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series
PDF  1075 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  RENESAS [Renesas Technology Corp]
Página de início  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD64F2149YV Folha de dados(HTML) 652 Page - Renesas Technology Corp

Back Button HD64F2149YV Datasheet HTML 648Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 649Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 650Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 651Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 652Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 653Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 654Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 655Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 656Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 652 / 1075 page
background image
Section 18B Host Interface LPC Interface (LPC)
Rev. 3.00 Jan 18, 2006 page 624 of 1044
REJ09B0280-0300
table. For information on STR3 selection, see section 18B.2.4, LPC Channel 3 Address Register
(LADR3). In an LPC I/O read cycle, the data in the selected register is transferred to the host
processor.
The STR registers are initialized to H'00 by a reset and in standby mode.
I/O Address
Transfer
Bits 15 to 4
Bit 3
Bit 2
Bit 1
Bit 0
Cycle
Host Register Selection
0000 0000 0110
0
1
0
0
I/O read
STR1 read
0000 0000 0110
0
1
1
0
I/O read
STR2 read
STR1, STR2 Bits 7 to 4 and 2—Defined by User (DBU17 to DBU14, DBU12; DBU27 to
DBU24, DBU22)
STR3 Bit 2— Defined by User (DBU32)
The user can use these bits as necessary.
STR1 to STR3 Bit 3—Command/Data (C/
D
D
D
D1 to C/D
D
D
D3): When the host processor writes to an
IDR register, bit 2 of the I/O address is written into this bit to indicate whether IDR contains data
or a command.
Bit 3
C/
D
D
D
D
Description
0
Contents of data register (IDR) are data
(Initial value)
1
Contents of data register (IDR) are a command
STR1 to STR3 Bit 1—Input Buffer Full (IBF1 to IBF3A): Set to 1 when the host processor
writes to IDR. This bit is an internal interrupt source to the slave processor. IBF is cleared to 0
when the slave processor reads IDR.
The IBF1 flag setting and clearing conditions are diffrent when the fast A20 gate is used. For
details see table 18B.4.
Bit 1
IBF
Description
0
[Clearing condition]
(Initial value)
When the slave processor reads IDR
1
[Setting condition]
When the host processor writes to IDR using I/O write cycle



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com