Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

ADMV1455BBCZ-R7 Folha de dados(PDF) 13 Page - Analog Devices

Nome de Peças ADMV1455BBCZ-R7
Descrição Electrónicos  17.7GHz to 55GHz, Wideband, Microwave Downconverter
PDF  141 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  AD [Analog Devices]
Página de início  http://www.analog.com
Logo AD - Analog Devices

ADMV1455BBCZ-R7 Folha de dados(HTML) 13 Page - Analog Devices

Back Button ADMV1455BBCZ-R7 Datasheet HTML 9Page - Analog Devices ADMV1455BBCZ-R7 Datasheet HTML 10Page - Analog Devices ADMV1455BBCZ-R7 Datasheet HTML 11Page - Analog Devices ADMV1455BBCZ-R7 Datasheet HTML 12Page - Analog Devices ADMV1455BBCZ-R7 Datasheet HTML 13Page - Analog Devices ADMV1455BBCZ-R7 Datasheet HTML 14Page - Analog Devices ADMV1455BBCZ-R7 Datasheet HTML 15Page - Analog Devices ADMV1455BBCZ-R7 Datasheet HTML 16Page - Analog Devices ADMV1455BBCZ-R7 Datasheet HTML 17Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 141 page
background image
Data Sheet
ADMV1455
ABSOLUTE MAXIMUM RATINGS
analog.com
Rev. 0 | 13 of 141
THERMAL RESISTANCE
Thermal performance is directly linked to the printed circuit board
(PCB) design and operating environment. Careful attention to PCB
thermal design is required.
θJC_TOP is thermal resistance, junction to case (°C/W).
Only use θJC_TOP to compare the thermal performance of different
packages when all test conditions listed are similar to JEDEC
specifications. Otherwise, use ΨJT and ΨJB to calculate the device
junction temperature using the following equations:
TJ = (P × ΨJT) + TTOP
where:
P is the total power dissipation in the chip (W).
ΨJT is the junction to top thermal characterization number.
TTOP is the package top temperature (°C). TTOP is measured at the
top center of the package.
TJ = (P × ΨJB) + TBOARD
where:
P is the total power dissipation in the chip (W).
ΨJB is the junction to board thermal characterization number.
TBOARD is the board temperature measured on the midpoint of the
longest side of the package, no more than 1 mm from the edge of
the package body (°C).
As stated in JEDEC51-12, only use the previous equations when no
heat sink or a heat spreader is present. When a heat sink or heat
spreader is added, use θJC_TOP to estimate or calculate the junction
temperature.
Table 14 shows the temperature rise from case to junction
(TRISE_JC) based on a power map based on a JEDEC (JESD51-2)
board, as opposed to a JEDEC standard of uniform power dissi-
pation across the ADMV1455 package. TRISE_JC applies to all
conditions of operation and results in a higher calculated junction
temperature. However, TRISE_JC results in a more accurate calcu-
lation of the junction temperature on a JEDEC board with the
ADMV1455.
To calculate TBOARD,max (maximum case temperature referred to the
bottom of the package or the nearest point on the board to the
package), use the following equations and refer to Figure 2:
TBOARD, MAX = TJ, MAX– TRISE_JC – P × θJC_BOT
(1)
If the bottom side is applied to the PCB bottom surface then the
following:
TBOARD = TBASE_PLATE + P × θBOARD+ P × θ TIM
(2)
where:
P is the total power dissipation in the chip (W).
TJ, MAX is the maximum junction temperature (°C) in Table 9.
TBOARD, MAX is the maximum board temperature measured on the
midpoint of the longest side of the package no more than 1 mm
from the edge of the package body (°C).
TRISE_JC is the highest temperature rise (°C) from case to junction in
Table 14.
TBOARD is the board temperature measured on the midpoint of the
longest side of the package no more than 1 mm from the edge of
the package body (°C).
TBASE_PLATE is the temperature of the base plate of the heatsink.
θTIM is the thermal resistance (°C/W) of the TIM.
θBOARD is the thermal resistance (°C/W) of the board.
θJC_BOT is the junction to top case thermal resistance (°C/W) in
Table 15.
Figure 2. Circuit Level Description of Power Map (Left) and Uniform Power
Dissipation Methods (Right)
Table 14. Temperature Rise Based on a Power Map
Package Type1
TRISE_JC
Unit
BC-120-4
20
°C
1 See JEDEC Standard JESD51-2 for additional information on optimizing the
thermal impedance.
The thermal resistance of the ADMV1455 assuming the JE-
DEC standard of uniform power dissipation based on a JEDEC
(JESD51-2) board is shown in Table 15. Thermal resistance based
on a uniform power dissipation is useful to compare the perform-
ance of the ADMV1455 to other similar ICs.
Table 15. Thermal Resistance Based on Uniform Power Dissipation
Package Type
θJC_BOT1
θJC_TOP2
ΨJT ΨJB θJA
Unit
BC-120-4
2.3
3.0
0.1
7.3
24.3
°C/W
1 See JEDEC Standard JESD51-2 for additional information on optimizing the
thermal impedance.
2 See JEDEC Standard JESD51-2 for additional information on optimizing the
thermal impedance.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com