| Os motores de busca de Datasheet de Componentes eletrônicos |
|
BQ25708 Folha de dados(PDF) 33 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
BQ25708 Folha de dados(HTML) 33 Page - Texas Instruments |
|
33 / 94 page ![]() SDA SCL Data line stable; Data valid Change of data allowed Figure 9-4. Bit Transfer on the I2C Bus 9.5.1.2 START and STOP Conditions All transactions begin with a START (S) and can be terminated by a STOP (P). A HIGH to LOW transition on the SDA line while SCL is HIGH defines a START condition. A LOW to HIGH transition on the SDA line when the SCL is HIGH defines a STOP condition. START and STOP conditions are always generated by the master. The bus is considered busy after the START condition, and free after the STOP condition. START (S) STOP (P) SDA SCL SDA SCL Figure 9-5. START and STOP Conditions 9.5.1.3 Byte Format Every byte on the SDA line must be 8 bits long. The number of bytes to be transmitted per transfer is unrestricted. Each byte has to be followed by an Acknowledge bit. Data is transferred with the Most Significant Bit (MSB) first. If a slave cannot receive or transmit another complete byte of data until it has performed some other function, it can hold the clock line SCL low to force the master into a wait state (clock stretching). Data transfer then continues when the slave is ready for another byte of data and release the clock line SCL. SCL SDA START or Repeated START S or Sr 1 2 7 8 9 MSB ACK Acknowledgement signal from slave 1 2 8 9 ACK Acknowledgement signal from receiver STOP or Repeated START P or Sr Figure 9-6. Data Transfer on the I2C Bus 9.5.1.4 Acknowledge (ACK) and Not Acknowledge (NACK) The acknowledge takes place after every byte. The acknowledge bit allows the receiver to signal the transmitter that the byte was successfully received and another byte may be sent. All clock pulses, including the acknowledge 9th clock pulse, are generated by the master. The transmitter releases the SDA line during the acknowledge clock pulse so the receiver can pull the SDA line LOW and it remains stable LOW during the HIGH period of this clock pulse. www.ti.com BQ25713, BQ25713B SLUSD83C – JUNE 2018 – REVISED MAY 2023 Copyright © 2023 Texas Instruments Incorporated Submit Document Feedback 33 Product Folder Links: BQ25713 BQ25713B |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |