COP8SCR9KMT7 datasheet(38/80 Pages) NSC

38 / 80 page

13.0 Power Saving Features (Continued)

13.1 POWER SAVE MODE CONTROL REGISTER

The ITMR control register allows for navigation between the

three different modes of operation. It is also used for the Idle

Timer. The register bit assignments are shown below. This

LSON

HSON

DCEN

CCK

SEL

RSVD

ITSEL2

ITSEL1

ITSEL0

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

LSON:

This bit is used to turn-on the low-speed oscilla-

tor. When LSON = 0, the low speed oscillator is

off. When LSON = 1, the low speed oscillator is

on. There is a startup time associated with this

oscillator. See the Oscillator Circuits section.

HSON:

This bit is used to turn-on the high speed oscil-

lator. When HSON = 0, the high speed oscillator

is off. When HSON = 1, the high speed oscillator

is on. There is a startup time associated with this

oscillator. See the startup time table in the Os-

cillator Circuits section.

DCEN:

This bit selects the clock source for the Idle

Timer. If this bit = 0, then the high speed clock is

the clock source for the Idle Timer. If this bit = 1,

then the low speed clock is the clock source for

the Idle Timer. The low speed oscillator must be

started and stabilized before setting this bit to a

CCKSEL: This bit selects whether the high speed clock or

low speed clock is gated to the microcontroller

core. When this bit = 0, the Core clock will be the

high speed clock. When this bit = 1, then the

Core clock will be the low speed clock. Before

switching this bit to either state, the appropriate

clock should be turned on and stabilized.

DCEN CCKSEL

High Speed Mode. Core and Idle Timer

Clock = High Speed

Dual Clock Mode. Core clock = High

Speed; Idle Timer = Low Speed

Low Speed Mode. Core and Idle Timer

Clock = Low Speed

Invalid. If this is detected, the Low

Speed Mode will be forced.

RSVD:

This bit is reserved and must be 0.

Bits 2–0: These are bits used to control the Idle Timer. See

12.1 TIMER T0 (IDLE TIMER) for the description

of these bits.

Table 16 lists the valid contents of the four most significant

bits of the ITMR Register. Any other value is illegal. States

are presented in the only valid sequence. Any attempt to

make a transition to any state other than an adjacent valid

state will be ignored by the logic and the ITMR Register will

not be changed.

TABLE 16. Valid Contents of Dual Clock Control Bits

LSON

HSON DCEN CCKSEL

Mode

High Speed

High Speed/Dual

Clock Transition

Dual Clock

Dual Clock/Low

Speed Transition

Low Speed

10138922

FIGURE 19. Diagram of Power Save Modes

COP8SCR9KMT7 Folha de dados(PDF) 38 Page - National Semiconductor (TI)

COP8SCR9KMT7 Folha de dados(HTML) 38 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Folha de dados Download

Ligação URL