OPTION_REG datasheet(103/222 Pages) MICROCHIP

103 / 222 page

 2013 Microchip Technology Inc.

DS22331A-page 103

MCP19111

18.0

FLASH PROGRAM MEMORY

CONTROL

The Flash program memory is readable and writable

during normal operation (full VIN range). This memory

is not directly mapped in the register file space.

Instead, it is indirectly addressed through the Special

Function

Registers

(see

Registers 18-1

to 18-5).

There are six SFRs used to read and write this

memory:

•PMCON1

•PMCON2

•PMDATL

•PMDATH

• PMADRL

• PMADRH

When interfacing the program memory block, the

PMDATL and PMDATH registers form a two-byte

word, which holds the 14-bit data for read/write, and

the PMADRL and PMADRH registers form a two-byte

word, which holds the 13-bit address of the FLASH

location being accessed. These devices have 4K

words of program Flash with an address range from

0000h to 0FFFh.

The program memory allows single word read and a

by four word write. A four word write automatically

erases the row of the location and writes the new data

(erase before write).

The write time is controlled by an on-chip timer. The

write/erase voltages are generated by an on-chip

charge pump rated to operate over the voltage range

of the device for byte or word operations.

When the device is code protected, the CPU may

continue to read and write the Flash program memory.

Depending on the settings of the Flash Program

Memory Enable (WRT<1:0>) bits, the device may or

may not be able to write certain blocks of the program

memory, however, reads of the program memory are

allowed.

When the Flash Program Memory Code Protection

(CP) bit is enabled, the program memory is code

protected, and the device programmer (ICSP) cannot

access data or program memory.

18.1

PMADRH and PMADRL Registers

The PMADRH and PMADRL registers can address up

to a maximum of 4K words of program memory.

When selecting a program address value, the Most

Significant Byte (MSB) of the address is written to the

PMADRH register and the Least Significant Byte

(LSB) is written to the PMADRL register.

18.2

PMCON1 and PMCON2 Registers

PMCON1 is the control register for the data program

memory accesses.

Control bits RD and WR initiate read and write,

respectively. These bits cannot be cleared, only set in

software. They are cleared in hardware at completion

of the read or write operation. The inability to clear the

WR bit in software prevents the accidental premature

termination of a write operation.

The WREN bit, when set, will allow a write operation.

On power-up, the WREN bit is clear.

The CALSEL bit allows the user to read locations in

test memory in case there are calibration bits stored in

the calibration word locations that need to be

transferred to SFR trim registers. The CALSEL bit is

only for reads, and if a write operation is attempted

with CALSEL = 1, no write will occur.

PMCON2 is not a physical register. Reading PMCON2

will read all '0's. The PMCON2 register is used

exclusively in the flash memory write sequence.

OPTION_REG Folha de dados(PDF) 103 Page - Microchip Technology

OPTION_REG Folha de dados(HTML) 103 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Folha de dados Download

Ligação URL