Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

SPEAR1340 Folha de dados(PDF) 20 Page - STMicroelectronics

Nome de Peças SPEAR1340
Descrição Electrónicos  Dual-core Cortex A9 HMI embedded MPU
PDF  200 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  STMICROELECTRONICS [STMicroelectronics]
Página de início  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPEAR1340 Folha de dados(HTML) 20 Page - STMicroelectronics

Back Button SPEAR1340 Datasheet HTML 16Page - STMicroelectronics SPEAR1340 Datasheet HTML 17Page - STMicroelectronics SPEAR1340 Datasheet HTML 18Page - STMicroelectronics SPEAR1340 Datasheet HTML 19Page - STMicroelectronics SPEAR1340 Datasheet HTML 20Page - STMicroelectronics SPEAR1340 Datasheet HTML 21Page - STMicroelectronics SPEAR1340 Datasheet HTML 22Page - STMicroelectronics SPEAR1340 Datasheet HTML 23Page - STMicroelectronics SPEAR1340 Datasheet HTML 24Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 200 page
background image
Device functions
SPEAr1340
20/200
Doc ID 023063 Rev 4
Main features:
UART0 and UART1:
Support baud rate up to UARTCLK/16
Programmable baud rate generation (integer and fractional parts)
Support three options on the UARTCLK clock frequency:
48 MHz: maximum baud rate of 3 Mbps (48/16)
24 MHz: maximum baud rate of 1.5 Mbps (24/16)
Programmable by software: up to 125 MHz with a maximum baud rate of 7.81
Mbps (125/16).
Separate 16x8 transmit and 16x12 receive first-in, first-out memory buffers (FIFOs)
Programmable FIFO disabling for 1-byte depth
FIFO trigger levels selectable between 1/8, 1/4, 1/2, 3/4 and 7/8
Independent masking of transmit FIFO, receive FIFO, receive time-out, and error
condition interrupts
Support for direct memory access (DMA)
False start bit detection
Line break generation and detection
Programmable usage of IrDA SIR encoder/decoder:
IrDA SIR ENDEC block provides:
Support of IrDA SIR ENDEC functions for data rates up to 115.2 Kbits/second
half-duplex
Support of normal 3/16 and low-power bit durations
Programmable internal clock generator enabling division of reference clock by 1 to
256 for low-power mode bit duration
Fully-programmable serial interface characteristics:
data can be 5, 6, 7, or 8 bits
even, odd, stick, or no-parity bit generation and detection
1 or 2 stop bit generation
UART0 only:
Programmable hardware flow control which uses the CTS input and the RTS output to
automatically control the serial data flow
Support modem status which uses:
Input signals: Clear To Send (CTS), Data Carrier Detect (DCD), Data Set Ready
(DSR), and Ring Indicator (RI)
Output modem control lines: Request To Send (RTS), and Data Terminal Ready
(DTR)
Independent masking of modem status



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com