| Os motores de busca de Datasheet de Componentes eletrônicos |
|
EM357-RTR Folha de dados(PDF) 12 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
EM357-RTR Folha de dados(HTML) 12 Page - List of Unclassifed Manufacturers |
|
12 / 240 page ![]() EM351 / EM357 1-8 120-035X-000D Preliminary Pin # Signal Direction Description JTMS I JTAG mode select from debugger Selected when in JTAG mode (default mode) JTAG mode is enabled after power-up or by forcing nRESET low Select Serial Wire mode using the ARM-defined protocol through a debugger Internal pull-up is enabled SWDIO I/O Serial Wire bidirectional data to/from debugger Enable Serial Wire mode (see JTMS description) Select Serial Wire mode using the ARM-defined protocol through a debugger Internal pull-up is enabled PB0 I/O Digital I/O VREF Analog O ADC reference output Enable analog function with GPIO_PBCFGL[3:0] VREF Analog I ADC reference input Enable analog function with GPIO_PBCFGL[3:0] Enable reference output with an Ember system function IRQA I External interrupt source A TRACECLK (see also Pin 25) O Synchronous CPU trace clock Enable trace interface in ARM core Select alternate output function with GPIO_PBCFGL[3:0] TIM1CLK I Timer 1 external clock input 36 TIM2MSK I Timer 2 external clock mask input 37 VDD_PADS Power Pads supply (2.1-3.6 V) PC1 I/O Digital I/O ADC3 Analog ADC Input 3 Enable analog function with GPIO_PCCFGL[7:4] SWO (see also Pin 33) O Serial Wire Output asynchronous trace output to debugger Select asynchronous trace interface in ARM core Enable trace interface in ARM core Select alternate output function with GPIO_PCCFGL[7:4] 38 TRACEDATA0 O Synchronous CPU trace data bit 0 Select 1-, 2- or 4-wire synchronous trace interface in ARM core Enable trace interface in ARM core Select alternate output function with GPIO_PCCFGL[7:4] 39 VDD_MEM Power 1.8 V supply (flash, RAM) PC0 I/O High current Digital I/O Either enable with GPIO_DBGCFG[5], or enable Serial Wire mode (see JTMS description, Pin 35) and disable TRACEDATA1 JRST I JTAG reset input from debugger Selected when in JTAG mode (default mode, see JTMS description) and TRACEDATA1 is disabled Internal pull-up is enabled 40 IRQD1 I Default external interrupt source D |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |